Dynamic task allocation and scheduling with contention-awareness for Network-on-Chip based multicore systems

被引:11
作者
Paul, Suraj [1 ]
Chatterjee, Navonil [2 ]
Ghosal, Prasun [1 ]
机构
[1] Indian Inst Engn Sci & Technol, Sibpur, India
[2] Univ Bretagne Sud, Lorient, France
关键词
Network-on-Chip; Multicore systems; Dynamic allocation; Deadline;
D O I
10.1016/j.sysarc.2021.102020
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, Network-on-Chip (NoC) based multicore systems have become popular for executing real-time applications. Mapping and scheduling of these applications are critical for system performance. The complexity of the problem increases for dynamic scenarios with real-time applications where new applications unknown at design-time, are submitted by users at runtime. Most of the existing works in this domain either ignore the allocation of communication workload or use estimated network contention while neglecting the impact on timing performance of tasks. In this work, we present an improved algorithm for dynamic task assignment and scheduling with link contention-awareness, which jointly allocates the tasks on the processors of NoC based multicore platform and schedules the communications on on-chip links. It minimizes communication latency and helps to satisfy the deadline of the tasks present in the allocated real-time applications. Experimental results show that the proposed approach achieves 25.3% and 45.6% improvement in task deadline satisfaction and communication latency compared to recent dynamic task allocation approaches while exhibiting 31.2% reduced runtime overhead.
引用
收藏
页数:16
相关论文
共 41 条
  • [1] Al Faruque MA, 2008, DES AUT CON, P760
  • [2] Benhaoua MK., 2015, INT J HIGH PERFORM S, V5, P240, DOI 10.1504/ijhpsa.2015.072856
  • [3] Networks on chips: A new SoC paradigm
    Benini, L
    De Micheli, G
    [J]. COMPUTER, 2002, 35 (01) : 70 - +
  • [4] Evaluation of Static and Dynamic Task Mapping Algorithms in NoC-Based MPSoCs
    Carvalho, Ewerson
    Marcon, Cesar
    Calazans, Ney
    Moraes, Fernando
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2009, : 87 - 90
  • [5] Carvalho E, 2008, 2008 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, P65
  • [6] Cycle-Accurate Network on Chip Simulation with Noxim
    Catania, Vincenzo
    Mineo, Andrea
    Monteleone, Salvatore
    Palesi, Maurizio
    Patti, Davide
    [J]. ACM TRANSACTIONS ON MODELING AND COMPUTER SIMULATION, 2016, 27 (01):
  • [7] Dynamic Task Mapping with Congestion Speculation for Reconfigurable Network-on-Chip
    Chao, Hung-Lin
    Tung, Sheng-Ya
    Hsiung, Pao-Ann
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2016, 10 (01)
  • [8] Chao HL, 2012, DES AUT TEST EUROPE, P1561
  • [9] Fault-Tolerant Dynamic Task Mapping and Scheduling for Network-on-Chip-Based Multicore Platform
    Chatterjee, Navonil
    Paul, Suraj
    Chattopadhyay, Santanu
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16 (04)
  • [10] Deadline and energy aware dynamic task mapping and scheduling for Network-on-Chip based multi-core platform
    Chatterjee, Navonil
    Paul, Suraj
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 74 : 61 - 77