Feasibility of Embedded DRAM Cells on FinFET Technology

被引：12

作者：

Amat, Esteve ^{[1
]}

Calomarde, Antonio ^{[1
]}

Moll, Francesc ^{[1
]}

Canal, Ramon ^{[2
]}

Rubio, Antonio ^{[1
]}

机构：

[1] Univ Politecn Cataluna, Dept Elect Engn, Barcelona, Spain

[2] Univ Politecn Cataluna, Comp Architecture Dept, Barcelona, Spain

来源：

IEEE TRANSACTIONS ON COMPUTERS | 2016年 / 65卷 / 04期

关键词：

FinFET; eDRAM and temperature; DEVICES; LOGIC;

D O I：

10.1109/TC.2014.2375204

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we analyze the suitability of implementing embedded DRAM (eDRAM) cells on FinFET technology compared to classical planar MOSFETs. The results show a significant improvement in overall cell performance for multi-gate devices. While pFinFET-based memories showed better cell behavior and variability robustness, mixed n/p FinFET cells had the highest working frequency and a negligible impact on degradation. Finally, we show that a multiple fin-height strategy can be used to reduce the layout area of the eDRAM cells (>10%).

引用

页码：1068 / 1074

页数：7

共 50 条

[31] STARTUP TO FOCUS ON EMBEDDED DRAM
CHILD, J
COMPUTER DESIGN, 1995, 34 (11): : 24 - +
[32] BIST: Required for embedded DRAM
Tanoi, S
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1149 - 1149
[33] IMPLEMENTATION OF LEAKAGE REDUCTION TECHNIQUES IN FINFET BASED 3T DRAM BASED AT 45 NM TECHNOLOGY
Tripathi, Bharat
Khandelwal, Saurabh
Shrivastava, Ravi
Raj, Balwinder
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 357 - 361
[34] Power analysis of 3T DRAM Cell using FinFET at 45nm Process Technology
Mudgal, Ambrish
Akashe, Shyam
Singh, Shyam Babu
PROCEEDINGS OF THE 2012 WORLD CONGRESS ON INFORMATION AND COMMUNICATION TECHNOLOGIES, 2012, : 555 - 560
[35] A reusable embedded DRAM macrocell
Diodato, PW
Clemens, JT
Troutman, WW
Lindenberger, WS
PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 337 - 340
[36] An embedded DRAM for CMOS ASICs
Poulton, J
SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 288 - 302
[37] Fully integrated embedded DRAM technologies with high performance logic and commodity DRAM cells for system-on-a-chip
Koike, H.
Takato, H.
Hiyama, K.
Yoshida, S.
Harakawa, H.
Kokubun, K.
Shimabukuro, T.
Kato, S.
Tamaoki, M.
Okano, H.
Sato, H.
Morimasa, Y.
Yamamoto, T.
Tanaka, M.
Kumagai, J.
et. al.
International Symposium on VLSI Technology, Systems, and Applications, Proceedings, 1999, : 243 - 246
[38] Substrate bias dependency of sense margin and retention in bulk FinFET 1T-DRAM cells
Collaert, N.
Aoulaiche, M.
De Keersgieter, A.
De Wachter, B.
Altimime, L.
Jurczak, M.
SOLID-STATE ELECTRONICS, 2011, 65-66 : 205 - 210
[39] HSG storage capacitor dielectric reliability of 0.13 μm embedded DRAM CMOS technology
Bruyère, S
Roy, D
Jacques, D
Boccaccio, C
41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 298 - 302
[40] High performance picture-in-picture (PiP) IC using embedded DRAM technology
Brett, M
Wendel, D
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (03) : 698 - 705

← 1 2 3 4 5 →