Memory characteristics of Al2O3/LaAlO3/SiO2 multilayer structures with tunnel oxide thickness variation

被引:5
作者
Cha, Seung-Yong [1 ]
Kim, Hyo-June [1 ]
Choi, Doo-Jin [1 ]
机构
[1] Yonsei Univ, Dept Adv Mat Sci & Engn, Seoul 120749, South Korea
关键词
FLASH MEMORY; GATE; RELIABILITY; DIELECTRICS; SONOS;
D O I
10.1007/s10853-010-4562-9
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Charge trap flash (CTF) memory devices are candidates to replace NAND flash devices. In this study, Pt/Al2O3/LaAlO3/SiO2/Si multilayer structures with lanthanum aluminate charge traps were fabricated for nonvolatile memory device applications. An aluminum oxide film was used as a blocking oxide for low power consumption in the program/erase operation and to minimize charge transport through the blocking oxide layer. The thickness of SiO2 as tunnel oxide layer was varied from 30 to 50 a"<<. Thicknesses of oxide layers were confirmed by high resolution transmission electron microscopy (HRTEM) and all the samples showed amorphous structure. From the C-V measurement, a maximum memory window of 3.4 V was observed when tunnel oxide thickness was 40 a"<<. In the cycling test for reliability, the 30 a"<< tunnel oxide sample showed a relatively large memory window reduction by repeated program/erase operations due to the high electric field of similar to 10 MV/cm through tunnel oxide. The other samples showed less than 10% loss of memory window during 10(4) cycles.
引用
收藏
页码:5223 / 5227
页数:5
相关论文
共 11 条
[1]   Electroluminescence in SrTiO3:Cr single-crystal nonvolatile memory cells [J].
Alvarado, S. F. ;
La Mattina, F. ;
Bednorz, J. G. .
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2007, 89 (01) :85-89
[2]   Overview of candidate device technologies for storage-class memory [J].
Burr, G. W. ;
Kurdi, B. N. ;
Scott, J. C. ;
Lam, C. H. ;
Gopalakrishnan, K. ;
Shenoy, R. S. .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (4-5) :449-464
[3]   Effects of radiation and charge trapping on the reliability of high-κ gate dielectrics [J].
Felix, JA ;
Schwank, JR ;
Fleetwood, DM ;
Shaneyfelt, MR ;
Gusev, EP .
MICROELECTRONICS RELIABILITY, 2004, 44 (04) :563-575
[4]   High work-function metal gate and high-κ dielectrics for charge trap flash memory device applications [J].
Jeon, S ;
Han, JH ;
Lee, JH ;
Choi, S ;
Hwang, H ;
Kim, C .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) :2654-2659
[5]   Electrical characteristics of Si-nanoparticle/Si-nanowire-based field-effect transistors [J].
Kang, Jeongmin ;
Keem, Kihyun ;
Jeong, Dong-Young ;
Park, Miyoung ;
Whang, Dongmok ;
Kim, Sangsig .
JOURNAL OF MATERIALS SCIENCE, 2008, 43 (10) :3424-3428
[6]   Memory technology in the future [J].
Kim, Kinam ;
Lee, S. Y. .
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) :1976-1981
[7]   Silicon-oxide-nitride-oxide-silicon-type flash memory with a high-k NdTiO3 charge trapping layer [J].
Pan, Tung-Ming ;
Yu, Te-Yi .
APPLIED PHYSICS LETTERS, 2008, 92 (11)
[8]   Impact of SiN Composition Variation on SANOS Memory Performance and Reliability Under (FN/FN) Operation [J].
Sandhya, C. ;
Oak, Apoorva B. ;
Chattar, Nihit ;
Joshi, Ameya S. ;
Ganguly, Udayan ;
Olsen, C. ;
Seutter, S. M. ;
Date, L. ;
Hung, R. ;
Vasi, Juzer ;
Mahapatra, Souvik .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (12) :3123-3132
[9]   Over-erase phenomenon in SONOS-type flash memory and its minimization using a hafnium oxide-charge storage layer [J].
Tan, YN ;
Chim, WK ;
Cho, BJ ;
Choi, WK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (07) :1143-1147
[10]   On the go with SONOS [J].
White, MH ;
Adams, DA ;
Bu, JK .
IEEE CIRCUITS & DEVICES, 2000, 16 (04) :22-31