FPGA Gaussian Random Number Generators with Guaranteed Statistical Accuracy

被引:11
作者
Thomas, David B. [1 ]
机构
[1] Imperial Coll, Dept Elect & Elect Engn, London, England
来源
2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014) | 2014年
关键词
Monte-Carlo; Gaussian; Random Numbers; RNG; NOISE GENERATOR;
D O I
10.1109/FCCM.2014.47
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many types of stochastic algorithms, such as Monte-Carlo simulations and Bit-Error-Rate testing, require very high run-times and are often trivially parallelisable, so are natural candidates for execution using FPGAs. However, the applications are reliant on Gaussian Random Number Generators (GRNGs) with good statistical properties, as very small biases over trillions of random samples can lead to incorrect results. Previous hardware GRNGs have focussed on area-efficient algorithms to produce Gaussian distributions under idealised assumptions, but do not make statements about the actual distribution coming out of real fixed-point hardware. In this paper, we present a new type of GRNG called a Piecewise-CLT, which uses a weighted blend of many small smooth distributions to approximate the Gaussian. By adjusting the weights, it is possible to directly target the distribution of the Gaussian, resulting in a circuit with an exactly quantified output distribution. Three members of the PwCLT family are presented, ranging from medium-area with good quality, up to a generator providing guaranteed statistical accuracy out to 12-sigma. We also show that PwCLT provides a better area-accuracy tradeoff than all existing high-speed scalar FPGA GRNGs, and can provide extremely high levels of statistical quality not possible in any previous methods.
引用
收藏
页码:149 / 156
页数:8
相关论文
共 14 条
[1]   Hardware generation of arbitrary random number distributions from uniform distributions via the inversion method [J].
Cheung, Ray C. C. ;
Lee, Dong-U ;
Luk, Wayne ;
Villasenor, John D. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (08) :952-962
[2]  
Guanglie Zhang, 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P275
[3]   BTPEC - SAMPLING FROM THE BINOMIAL-DISTRIBUTION [J].
KACHITVICHYANUKUL, V ;
SCHMEISER, BW .
ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 1989, 15 (04) :394-397
[4]   A hardware Gaussian noise generator using the Box-Muller method and its error analysis [J].
Lee, DU ;
Villasenor, JD ;
Luk, W ;
Leong, PHW .
IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (06) :659-671
[5]   A Gaussian noise generator for hardware-based simulations [J].
Lee, DU ;
Luk, W ;
Villasenor, JD ;
Cheung, PYK .
IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (12) :1523-1534
[6]  
Li Y, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P190, DOI 10.1109/FPT.2012.6412133
[7]  
Malik J. S., 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P60, DOI 10.1109/VLSISoC.2011.6081630
[8]  
Shoup V, A library for doing number theory
[9]   Non-uniform random number generation through piecewise linear approximations [J].
Thomas, D. B. ;
Luk, W. .
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (04) :312-321
[10]  
Thomas D. B., 2013, P FCCM