Extreme contact shrink for back end of line connectivity

被引:0
作者
Schleicher, Filip [1 ]
Paolillo, Sara [1 ]
Decoster, Stefan [1 ]
Wu, Chen [1 ]
Vega-Gonzalez, Victor [1 ]
Hasan, Mahmudul [1 ]
Beral, Christophe [1 ]
Lazzarino, Frederic [1 ]
机构
[1] Imec, Kapeldreef 75, B-3001 Heverlee, Belgium
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 2022年 / 40卷 / 03期
关键词
Compendex;
D O I
10.1116/6.0001757
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
For the past 50 years, Moore's law has been well followed by the semiconductor industry. The scaling of transistors and interconnects has been enabled not only by various technological advancements but also by novel patterning approaches. However, in order to keep up with Moore's law, further shrinking at all levels of the integrated circuit is needed. Among them is the back end of line (BEOL), where increasingly smaller metal pitches require tight specifications for vias connecting metal lines. In this paper, BEOL via shrink options is investigated, targeting the bottom critical dimension (CD) 10.5 nm in order to land on metal pitch 21 nm lines below, while maintaining low defectivity, as well as low global and local CD uniformity (CDU and LCDU, respectively). Approaches to this shrink consist of modifications to the etch chemistry at different levels of the mask etch and liner-assisted shrink, either organic or inorganic. Numerical analysis of CD-scanning electron microscopy (CDSEM) images quantitatively shows the efficiency of different approaches via shrink, together with associated CDU, LCDU, and defectivity values. CDSEM results are supplemented by large-area voltage contrast defectivity and transmission electron microscopy data sets. Published under an exclusive license by the AVS.
引用
收藏
页数:9
相关论文
共 12 条
  • [1] [Anonymous], 2020, International Roadmap for Devices and Systems
  • [2] Variability-Aware Predictive Modeling of Line-to-Line Dielectric Reliability
    Ciofi, Ivan
    Roussel, Philippe J.
    Wilson, Christopher J.
    Croes, Kristof
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1737 - 1744
  • [3] Ultrathin initiated chemical vapor deposition polymer interfacial energy control for directed self-assembly hole-shrink applications
    Dolejsi, Moshe
    Moni, Priya
    Bezik, Cody T.
    Zhou, Chun
    de Pablo, Juan J.
    Gleason, Karen K.
    Nealey, Paul F.
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2019, 37 (06):
  • [4] G. E, 1965, ELECTRONICS, V38, P114
  • [5] Contact hole shrink of 193nm NTD immersion resist
    Kaitz, Joshua
    Wu, Janet
    Jain, Vipul
    Ke, Iou-Sheng
    Li, Mingqi
    Kwok, Amy
    Park, James
    Park, Jong
    Sung, Jin Wuk
    Liu, Cong
    [J]. ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXVI, 2019, 10960
  • [6] Optimize of shrink process with X-Y CD bias on hole pattern
    Koike, Kyohei
    Hara, Arisa
    Natori, Sakurako
    Yamauchi, Shouhei
    Yamato, Masatoshi
    Oyama, Kenichi
    Yaegashi, Hidetami
    [J]. ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXIV, 2017, 10146
  • [7] Miller Eric, 2021, Proceedings of SPIE, V11615, DOI 10.1117/12.2583666
  • [8] ANOTHER STEP TOWARD THE END OF MOORE'S LAW
    Moore, Samuel K.
    [J]. IEEE SPECTRUM, 2019, 56 (06) : 9 - 10
  • [9] EUV Resist Curing Technique for LWR Reduction and Etch Selectivity Enhancement
    Narishige, Kazuki
    Katsunuma, Takayuki
    Honda, Masanobu
    Yatsuda, Koichi
    [J]. ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING, 2012, 8328
  • [10] Supervia Process Integration and Reliability Compared to Stacked Vias Using Barrierless Ruthenium
    Vega-Gonzalez, V.
    Puliyalil, H.
    Versluijs, J.
    Lesniewska, A.
    Varela-Pereira, O.
    Baert, R.
    Paolillo, S.
    Decoster, S.
    Schleicher, F.
    Montero, D.
    Bekaert, J.
    Kesters, E.
    Le, Q. T.
    Lorant, C.
    Teugels, L.
    Heylen, N.
    Jourdan, N.
    El-Mekki, Z.
    van der Veen, M.
    Ciofi, I
    Briggs, B.
    Heijlen, J.
    Dupas, L.
    De-Wachter, B.
    Vancoille, E.
    Webers, T.
    Vats, H.
    Rynders, L.
    Cupak, M.
    Uk-Lee, J.
    Drissi, Y.
    Halipre, L.
    Charley, A-L
    Verdonck, P.
    Witters, T.
    Gompel, S., V
    Kimura, Y.
    Demonie, I
    Lazzarino, F.
    Ercken, M.
    Kim, R.
    Trivkovic, D.
    Croes, K.
    Leray, P.
    Jaysankar, M.
    Wilson, C.
    Muroch, G.
    Tokei, Z.
    [J]. 2020 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2020,