Step-Down Spatial Randomness Test for Detecting Abnormalities in DRAM Wafers with Multiple Spatial Maps

被引:17
作者
Kim, Byunghoon [1 ]
Jeong, Young-Seon [2 ]
Tong, Seung Hoon [3 ]
Chang, In-Kap [3 ]
Jeong, Myong-Kee [4 ]
机构
[1] Korea Inst Sci & Technol Informat, Dept SMEs Innovat, Seoul 02456, South Korea
[2] Chonnam Natl Univ, Dept Ind Engn, Gwangju 61186, South Korea
[3] Samsung Elect, Dept Qual Assurance, Memory Business, Hwasung 18448, South Korea
[4] Rutgers State Univ, Dept Ind & Syst Engn, Piscataway, NJ 08854 USA
基金
美国国家科学基金会;
关键词
DRAM; join count statistics; kernel-density estimation; spatial local de-noising; step-down randomness testing; DEFECT PATTERNS; SEMICONDUCTOR; RECOGNITION; CLASSIFICATION;
D O I
10.1109/TSM.2015.2486383
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Defects on semiconductor wafers are not uniformly distributed, but tend to cluster. These spatial defect patterns contain useful information about issues during integrated circuit fabrication. Promptly detecting abnormal wafers is an important way to increase yield and product quality. However, research on identifying spatial defect patterns has focused only on flash memory with a single wafer map. No procedure is available for identifying spatial defect patterns on dynamic random access memory (DRAM) with multiple wafer maps. This paper proposes a new step-down spatial randomness test for detecting abnormalities on a DRAM wafer with multiple spatial maps. We adopt nonparametric Gaussian kernel-density estimation to transform the original fail bit test (FBT) values into binary FBT values. We also propose a spatial local de-noising method to eliminate noisy defect chips to distinguish the random defect patterns from systematic ones. We experimentally validated the proposed procedure using real-life DRAM wafers. These experimental results demonstrate that our approach can viably replace manual detection of abnormal DRAM wafers.
引用
收藏
页码:57 / 65
页数:9
相关论文
共 23 条
[11]   Defect spatial pattern recognition using a hybrid SOM-SVM approach in semiconductor manufacturing [J].
Li, Te-Sheng ;
Huang, Cheng-Lung .
EXPERT SYSTEMS WITH APPLICATIONS, 2009, 36 (01) :374-385
[12]   Life cycle assessment of DRAM in Taiwan's semiconductor industry [J].
Liu, C. H. ;
Lin, Sue J. ;
Lewis, C. .
JOURNAL OF CLEANER PRODUCTION, 2010, 18 (05) :419-425
[13]   An intelligent system for wafer bin map defect diagnosis: An empirical study for semiconductor manufacturing [J].
Liu, Chiao-Wen ;
Chien, Chen-Fu .
ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2013, 26 (5-6) :1479-1486
[14]   Wafer bin map recognition using a neural network approach [J].
Liu, SF ;
Chen, FL ;
Lu, WB .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2002, 40 (10) :2207-2223
[15]   INVARIANT TESTS FOR MEANS WITH COVARIATES [J].
MARDEN, J ;
PERLMAN, MD .
ANNALS OF STATISTICS, 1980, 8 (01) :25-63
[16]   ON THE INADMISSIBILITY OF STEP-DOWN PROCEDURES FOR THE HOTELLING T2 PROBLEM [J].
MARDEN, JI ;
PERLMAN, MD .
ANNALS OF STATISTICS, 1990, 18 (01) :172-190
[17]   THRESHOLD SELECTION METHOD FROM GRAY-LEVEL HISTOGRAMS [J].
OTSU, N .
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS, 1979, 9 (01) :62-66
[18]   DETECTING SPATIAL EFFECTS FROM FACTORIAL-EXPERIMENTS - AN APPLICATION FROM INTEGRATED-CIRCUIT MANUFACTURING [J].
TAAM, W ;
HAMADA, M .
TECHNOMETRICS, 1993, 35 (02) :149-160
[19]   DEVELOPMENT OF A DUAL BURN-IN POLICY FOR SEMICONDUCTOR PRODUCTS BASED ON THE NUMBER OF DEFECTIVE NEIGHBORHOOD CHIPS [J].
Tong, Seung Hoon ;
Yum, Bong-Jin .
INTERNATIONAL JOURNAL OF RELIABILITY QUALITY AND SAFETY ENGINEERING, 2006, 13 (06) :501-525
[20]   Recognition of semiconductor defect patterns using spatial filtering and spectral clustering [J].
Wang, Chih-Hsuan .
EXPERT SYSTEMS WITH APPLICATIONS, 2008, 34 (03) :1914-1923