Step-Down Spatial Randomness Test for Detecting Abnormalities in DRAM Wafers with Multiple Spatial Maps

被引:17
作者
Kim, Byunghoon [1 ]
Jeong, Young-Seon [2 ]
Tong, Seung Hoon [3 ]
Chang, In-Kap [3 ]
Jeong, Myong-Kee [4 ]
机构
[1] Korea Inst Sci & Technol Informat, Dept SMEs Innovat, Seoul 02456, South Korea
[2] Chonnam Natl Univ, Dept Ind Engn, Gwangju 61186, South Korea
[3] Samsung Elect, Dept Qual Assurance, Memory Business, Hwasung 18448, South Korea
[4] Rutgers State Univ, Dept Ind & Syst Engn, Piscataway, NJ 08854 USA
基金
美国国家科学基金会;
关键词
DRAM; join count statistics; kernel-density estimation; spatial local de-noising; step-down randomness testing; DEFECT PATTERNS; SEMICONDUCTOR; RECOGNITION; CLASSIFICATION;
D O I
10.1109/TSM.2015.2486383
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Defects on semiconductor wafers are not uniformly distributed, but tend to cluster. These spatial defect patterns contain useful information about issues during integrated circuit fabrication. Promptly detecting abnormal wafers is an important way to increase yield and product quality. However, research on identifying spatial defect patterns has focused only on flash memory with a single wafer map. No procedure is available for identifying spatial defect patterns on dynamic random access memory (DRAM) with multiple wafer maps. This paper proposes a new step-down spatial randomness test for detecting abnormalities on a DRAM wafer with multiple spatial maps. We adopt nonparametric Gaussian kernel-density estimation to transform the original fail bit test (FBT) values into binary FBT values. We also propose a spatial local de-noising method to eliminate noisy defect chips to distinguish the random defect patterns from systematic ones. We experimentally validated the proposed procedure using real-life DRAM wafers. These experimental results demonstrate that our approach can viably replace manual detection of abnormal DRAM wafers.
引用
收藏
页码:57 / 65
页数:9
相关论文
共 23 条
[1]  
[Anonymous], 1990, Two-Dimensional Signal and Image Processing
[2]   Development Pattern Recognition Model for the Classification of Circuit Probe Wafer Maps on Semiconductors [J].
Chang, Cheng-Wei ;
Chao, Tsung-Ming ;
Horng, Jorng-Tzong ;
Lu, Chien-Feng ;
Yeh, Rong-Hwei .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (12) :2089-2097
[3]   A neural-network approach to recognize defect spatial pattern in semiconductor fabrication [J].
Chen, FL ;
Liu, SF .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2000, 13 (03) :366-373
[4]   Automatic defect classification for semiconductor manufacturing [J].
Chou, PB ;
Rao, AR ;
Sturzenbecker, MC ;
Wu, FY ;
Brecher, VH .
MACHINE VISION AND APPLICATIONS, 1997, 9 (04) :201-214
[5]   Optimal automatic control of multistage production processes [J].
Fenner, JS ;
Jeong, MK ;
Lu, JC .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (01) :94-103
[6]   Monitoring wafer map data from integrated circuit fabrication processes for spatially clustered defects [J].
Hansen, MH ;
Nair, VN ;
Friedman, DJ .
TECHNOMETRICS, 1997, 39 (03) :241-253
[7]  
Higgins JJ., 2004, INTRO MODERN NONPARA
[8]   Data-reduction method for spatial data using a structured wavelet model [J].
Jeong, Myong K. ;
Lu, Jye-Chyi ;
Zhou, Weixin ;
Ghosh, Sujit K. .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 2007, 45 (10) :2295-2311
[9]   Automatic Identification of Defect Patterns in Semiconductor Wafer Maps Using Spatial Correlogram and Dynamic Time Warping [J].
Jeong, Young-Seon ;
Kim, Seong-Jun ;
Jeong, Myong K. .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2008, 21 (04) :625-637
[10]   A Regularized Singular Value Decomposition-Based Approach for Failure Pattern Classification on Fail Bit Map in a DRAM Wafer [J].
Kim, Byunghoon ;
Jeong, Young-Seon ;
Tong, Seung Hoon ;
Chang, In-Kap ;
Jeong, Myong-Kee .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2015, 28 (01) :41-49