A 100Gb/s-8.3dBm-Sensitivity PAM-4 Optical Receiver with Integrated TIA, FFE and Direct-Feedback DFE in 28nm CMOS

被引：14
作者：
Li, Hao [1 ]
Sharma, Jahnavi [1 ]
Hsu, Chun-Ming [1 ]
Balamurugan, Ganesh [1 ]
Jaussi, James [1 ]
机构：
[1] Intel, Hillsboro, OR 97124 USA
来源：
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2021年 / 64卷
关键词：
LINEAR TIA;
D O I：
10.1109/ISSCC42613.2021.9365802
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：190 / +
页数：3
相关论文
共 6 条
  • [1] A 28-Gb/s 4-Tap FFE/15-Tap DFE Serial Link Transceiver in 32-nm SOI CMOS Technology
    Bulzacchelli, John F.
    Menolfi, Christian
    Beukema, Troy J.
    Storaska, Daniel W.
    Hertle, Juergen
    Hanson, David R.
    Hsieh, Ping-Hsuan
    Rylov, Sergey V.
    Furrer, Daniel
    Gardellini, Daniele
    Prati, Andrea
    Morf, Thomas
    Sharma, Vivek
    Kelkar, Ram
    Ainspan, Herschel A.
    Kelly, William R.
    Chieco, Leonard R.
    Ritter, Glenn A.
    Sorice, John A.
    Garlett, Jon D.
    Callan, Robert
    Braendli, Matthias
    Buchmann, Peter
    Kossel, Marcel
    Toifl, Thomas
    Friedman, Daniel J.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) : 3232 - 3248
  • [2] A Process and Temperature Insensitive CMOS Linear TIA for 100 Gb/s/λ PAM-4 Optical Links
    Lakshmikumar, Kadaba R.
    Kurylak, Alexander
    Nagaraju, Manohar
    Booth, Richard
    Nandwana, Romesh Kumar
    Pampanin, Joe
    Boccuzzi, Vito
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (11) : 3180 - 3190
  • [3] Li H, 2018, PROC EUR SOLID-STATE, P238, DOI 10.1109/ESSCIRC.2018.8494285
  • [4] A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET
    Ozkaya, Ilter
    Cevrero, Alessandro
    Francese, Pier Andrea
    Menolfi, Christian
    Morf, Thomas
    Brandli, Matthias
    Kuchta, Daniel M.
    Kull, Lukas
    Baks, Christian W.
    Proesel, Jonathan E.
    Kossel, Marcel
    Luu, Danny
    Lee, Benjamin G.
    Doany, Fuad E.
    Meghelli, Mounir
    Leblebici, Yusuf
    Toifl, Thomas
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (12) : 3458 - 3473
  • [5] Design of a 50-Gb/s Hybrid Integrated Si-Photonic Optical Link in 16-nm FinFET
    Raj, Mayank
    Frans, Yohan
    Chiang, Ping-Chuan
    Ambatipudi, Sai Lalith Chaitanya
    Mahashin, David
    De Heyn, Peter
    Balakrishnan, Sadhishkumar
    Van Campenhout, Joris
    Grayson, Jimmy
    Epitaux, Marc
    Chang, Ken
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (04) : 1086 - 1095
  • [6] Sentieri E., 2020, ISSCC
1