共 50 条
- [23] A 5.3-GHz 32-bit accumulator designed for direct digital frequency synthesizer CHINESE SCIENCE BULLETIN, 2012, 57 (19): : 2480 - 2487
- [25] An efficient design of FSM based 32-bit unsigned high-speed pipelined multiplier using Verilog HDL 2014 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2014, : 164 - 167
- [27] An open source synthesisable model in VHDL of a 64-bit MIPS-based processor SMART STRUCTURES, DEVICES, AND SYSTEMS III, 2007, 6414
- [29] Pipeline Design of Transformation between Floating Point Numbers based on IEEE754 Standard and 32-bit Integer Numbers IITSI 2009: SECOND INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY AND SECURITY INFORMATICS, 2009, : 92 - 96