共 50 条
- [1] 32-bit RISC CPU Based on MIPS Instruction Fetch Module Design FIRST IITA INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2009, : 754 - 760
- [2] Instruction Fetch Module Design of 32-bit RISC CPU Based on MIPS DCABES 2008 PROCEEDINGS, VOLS I AND II, 2008, : 1109 - 1116
- [3] Implementation of a 32-bit MIPS Based RISC Processor using Cadence 2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 979 - 983
- [4] Design and Implementation of 32-bit MIPS-Based RISC Processor ADVANCES IN VLSI, COMMUNICATION, AND SIGNAL PROCESSING, 2020, 587 : 747 - 757
- [5] Designing and Implementation of 32-bit 5 stage Pipelined MIPS based RISC Processor Capable of Resolving Data Hazards 2021 IEEE INTERNATIONAL CONFERENCE ON MOBILE NETWORKS AND WIRELESS COMMUNICATIONS (ICMNWC), 2021,
- [6] Power Mitigation in High-Performance 32-bit MIPS-based CPU on Xilinx FPGAs 2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA), 2017, : 96 - 101
- [7] Synthesis and Simulation of a 32Bit MIPS RISC Processor using VHDL 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENGINEERING AND TECHNOLOGY RESEARCH (ICAETR), 2014,
- [8] VLSI implementation of a high-performance 32-bit RISC microprocessor 2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1458 - 1461
- [9] 32-bit RISC Processor with Floating Point Unit for DSP Applications 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2062 - 2066
- [10] Design and Implementation of 32-bit Functional Unit for RISC architecture applications 2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 46 - 48