Design of sequential circuits by quantum-dot cellular automata

被引:74
作者
Huang, J. [1 ]
Momenzadeh, M. [1 ]
Lombardi, F. [1 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
关键词
QCA; sequential design; emerging technology; delay matching; adiabatic switching;
D O I
10.1016/j.mejo.2007.03.013
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a detailed design analysis of sequential circuits for quantum-dot cellular automata (QCA). This analysis encompasses flip-flop (FF) devices as well as circuits. Initially, a novel RS-type FF amenable to a QCA implementation is proposed. This FF extends a previous threshold-based configuration to QCA by taking into account the timing issues associated with the adiabatic switching of this technology. The characterization of a D-type FF as a device consisting of an embedded wire is also presented. Unique timing constraints in QCA sequential logic design are identified and investigated. An algorithm for assigning appropriate clocking zones to a QCA sequential circuit is proposed. A technique referred to as stretching is used in the algorithm to ensure timing and delay matching. This algorithm relies on a topological sorting and enumeration step to consistently traversing only once the edges of the graph representation of the QCA sequential circuit. Examples of QCA sequential circuits are provided. (c) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:525 / 537
页数:13
相关论文
共 15 条
[1]  
BISWAS NN, 1993, LOGIC DESIGN THEORY
[2]  
Cormen T. H., 2001, INTRO ALGORITHMS, P643
[3]  
FROST S, 2002, 1 WORKSH NONS COMP
[4]   Building blocks for the molecular expression of quantum cellular automata. Isolation and characterization of a covalently bonded square array of two ferrocenium and two ferrocene complexes [J].
Jiao, JY ;
Long, GJ ;
Grandjean, F ;
Beatty, AM ;
Fehlner, TP .
JOURNAL OF THE AMERICAN CHEMICAL SOCIETY, 2003, 125 (25) :7522-7523
[5]  
Lent C. S., 1994, Proceedings. Workshop on Physics and Computation PhysComp '94, P5, DOI 10.1109/PHYCMP.1994.363705
[6]   Device architecture for computing with quantum dots [J].
Lent, CS ;
Tougaw, PD .
PROCEEDINGS OF THE IEEE, 1997, 85 (04) :541-557
[7]   Defect characterization and tolerance of QCA sequential devices and circuits [J].
Momenzadeh, M ;
Huang, J ;
Lombardi, F .
DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, :199-207
[8]  
Muroga S., 1971, THRESHOLD LOGIC ITS
[9]  
Niemier MT, 2001, CONF PROC INT SYMP C, P166, DOI 10.1109/ISCA.2001.937445
[10]  
Niemier MT, 2001, INT J CIRC THEOR APP, V29, P49, DOI 10.1002/1097-007X(200101/02)29:1<49::AID-CTA132>3.0.CO