Current-Balancing Technique for Interleaved Voltage Source Inverters With Magnetically Coupled Legs Connected in Parallel

被引:63
作者
Capella, Gabriel J. [1 ]
Pou, Josep [2 ,3 ]
Ceballos, Salvador [4 ]
Zaragoza, Jordi [1 ]
Agelidis, Vassilios G. [2 ,3 ]
机构
[1] Tech Univ Catalonia, Terrassa Ind Elect Grp, Barcelona 08222, Spain
[2] Univ New S Wales, Australian Energy Res Inst, Sydney, NSW 2052, Australia
[3] Univ New S Wales, Sch Elect Engn & Telecommun, Sydney, NSW 2052, Australia
[4] Tecnalia Res & Innovat, Energy Unit, Derio 48160, Spain
关键词
Current sharing; interleaving; parallel legs; pulsewidth modulation; voltage source inverter (VSI); POWER CONVERTERS; OPERATION; TRANSFORMERS; CONTROLLER; STRATEGY; DESIGN;
D O I
10.1109/TIE.2014.2345345
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Connecting legs in parallel in a voltage source inverter is a way to increase the output current and, thus, its rated power. The connection can be made using either coupled or uncoupled inductors, and achieving an even contribution to the output current from all the legs is a crucial issue. Circulating currents produce additional losses and stress to the power devices of the converter. Therefore, they should be controlled and minimized. An efficient technique to attain such balance when coupled inductors are used is presented in this paper. The proposed technique can also be used when the inductors are uncoupled, since it is a particular case where the coupling coefficients are zero. This technique does not include proportional-integral controllers and does not require any parameter tuning either. The exact control action needed to reach current balance is straightforwardly calculated and applied. Experimental results are shown in this paper to verify the efficiency of the proposed balancing method.
引用
收藏
页码:1335 / 1344
页数:10
相关论文
共 38 条
[1]  
[Anonymous], P 13 EUR C POW EL AP
[2]  
Atkinson, 2012, P IET INT C PEMD BRI, P1
[3]  
Chen YK, 2001, IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, P647, DOI 10.1109/TENCON.2001.949673
[4]   PD Modulation Scheme for Three-Phase Parallel Multilevel Inverters [J].
Cougo, Bernardo ;
Gateau, Guillaume ;
Meynard, Thierry ;
Bobrowska-Rafal, Malgorzata ;
Cousineau, Marc .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2012, 59 (02) :690-700
[5]   Three-limb Coupled Inductor Operation for Paralleled Multi-level Three-Phase Voltage Sourced Inverters [J].
Ewanchuk, Jeffrey ;
Salmon, John .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (05) :1979-1988
[6]   New Multilevel Converters With Coupled Inductors: Properties and Control [J].
Floricau, Dan ;
Floricau, Elena ;
Gateau, Guillaume .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (12) :5344-5351
[7]   Design and Comparison of Inductors and Intercell Transformers for Filtering of PWM Inverter Output [J].
Forest, Francois ;
Laboure, Eric ;
Meynard, Thierry A. ;
Smet, Vanessa .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (3-4) :812-821
[8]   Multiphase-Leg Coupling Current Balancer for Parallel Operation of Multiple MW Power Modules [J].
Ge, Baoming ;
Lu, Xi ;
Yu, Xianhao ;
Zhang, Maosong ;
Peng, Fang Zheng .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (03) :1147-1157
[9]   Opportunities for harmonic cancellation with carrier-based PWM for two-level and multilevel cascaded inverters [J].
Holmes, DG ;
McGrath, BP .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (02) :574-582
[10]  
Hsieh HM, 2005, IEEE IND APPLIC SOC, P954