Machine Learning-Based Detection Method for Wafer Test Induced Defects

被引:38
作者
Cheng, Ken Chau-Cheung [1 ]
Chen, Leon Li-Yang [1 ]
Li, Ji-Wei [1 ]
Li, Katherine Shu-Min [2 ]
Tsai, Nova Cheng-Yen [1 ]
Wang, Sying-Jyan [3 ]
Huang, Andrew Yi-Ann [1 ]
Chou, Leon [1 ]
Lee, Chen-Shiun [1 ]
Chen, Jwu E. [4 ]
Liang, Hsing-Chung [5 ]
Hsu, Chun-Lung [6 ]
机构
[1] NXP Semicond Taiwan Ltd, Dept Wafer Test, Kaohsiung 81170, Taiwan
[2] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan
[3] Natl Chung Hsing Univ, Dept Comp Sci & Engn, Taichung 40227, Taiwan
[4] Natl Cent Univ, Dept Elect Engn, Chungli 32001, Taiwan
[5] Chung Yuan Christian Univ, Dept Elect Engn, Chungli 32023, Taiwan
[6] Ind Technol Res Inst, Informat & Commun Res Lab, Div Design Automat Technol, Hsinchu 31057, Taiwan
关键词
Needles; Fabrication; Machine learning; Fault diagnosis; Testing; Machine learning algorithms; Very large scale integration; Wafer test; wafer map; test-induced defects; site-dependent fault; test yield; machine learning; REGRESSION NETWORK; IDENTIFICATION; CLASSIFICATION; DIAGNOSIS; PATTERNS;
D O I
10.1109/TSM.2021.3065405
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Wafer test is carried out after integrated circuits (IC) fabrication to screen out bad dies. In addition, the results can be used to identify problems in the fabrication process and improve manufacturing yield. However, the wafer test itself may induce defects to otherwise good dies. Test-induced defects not only hurt overall manufacturing yield but also create problems for yield learning, so the source problems in testing should be identified quickly. In the wafer acceptance test process, dies are probed in a predetermined order, so test-induced defects, also known as site-dependent faults, exhibit specific patterns that can be effectively captured in test paths. In this paper, we analyze characteristics of test-induced defect patterns and define features that can be used by machine learning algorithms for the automatic detection of test-induced defects. Therefore, defective dies caused by the wafer test can be retested for yield improvement. Test data from six real products are used to validate the proposed method. Several machine learning algorithms have been applied, and experimental results show that our method is effective to distinguish between test-induced and fabrication-induced defects. On average, the prediction accuracy is higher than 97%.
引用
收藏
页码:161 / 167
页数:7
相关论文
共 16 条
[1]   Simplified Subspaced Regression Network for Identification of Defect Patterns in Semiconductor Wafer Maps [J].
Adly, Fatima ;
Alhussein, Omar ;
Yoo, Paul D. ;
Al-Hammadi, Yousof ;
Taha, Kamal ;
Muhaidat, Sami ;
Jeong, Young-Seon ;
Lee, Uihyoung ;
Ismail, Mohammed .
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2015, 11 (06) :1267-1276
[2]   Randomized General Regression Network for Identification of Defect Patterns in Semiconductor Wafer Maps [J].
Adly, Fatima ;
Yoo, Paul D. ;
Muhaidat, Sami ;
Al-Hammadi, Yousof ;
Lee, Uihyoung ;
Ismail, Mohammed .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2015, 28 (02) :145-152
[3]   SUPPORT-VECTOR NETWORKS [J].
CORTES, C ;
VAPNIK, V .
MACHINE LEARNING, 1995, 20 (03) :273-297
[4]  
Ester M., 1996, P 2 INT C KNOWL DISC, P226, DOI DOI 10.5555/3001460.3001507
[5]   A decision-theoretic generalization of on-line learning and an application to boosting [J].
Freund, Y ;
Schapire, RE .
JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 1997, 55 (01) :119-139
[6]   A Convolutional Neural Network for Fault Classification and Diagnosis in Semiconductor Manufacturing Processes [J].
Lee, Ki Bum ;
Cheon, Sejune ;
Kim, Chang Ouk .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2017, 30 (02) :135-142
[7]   TestDNA: Novel Wafer Defect Signature for Diagnosis and Pattern Recognition [J].
Li, Katherine Shu-Min ;
Tsai, Nova Cheng-Yen ;
Cheng, Ken Chau-Cheung ;
Jiang, Xu-Hao ;
Liao, Peter Yi-Yu ;
Wang, Sying-Jyan ;
Huang, Andrew Yi-Ann ;
Chou, Leon ;
Lee, Chen-Shiun .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2020, 33 (03) :383-390
[8]   A Methodology for Efficient Dynamic Spatial Sampling and Reconstruction of Wafer Profiles [J].
McLoone, Sean ;
Johnston, Adrian ;
Susto, Gian Antonio .
IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING, 2018, 15 (04) :1692-1703
[9]   Anomaly Detection and Segmentation for Wafer Defect Patterns Using Deep Convolutional Encoder-Decoder Neural Network Architectures in Semiconductor Manufacturing [J].
Nakazawa, Takeshi ;
Kulkarni, Deepak V. .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2019, 32 (02) :250-256
[10]   Wafer Map Defect Pattern Classification and Image Retrieval Using Convolutional Neural Network [J].
Nakazawa, Takeshi ;
Kulkarni, Deepak V. .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2018, 31 (02) :309-314