Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide

被引:0
|
作者
Kedia, Jyoti [1 ]
Sharma, Anurag [1 ]
Gupta, Neena [1 ]
机构
[1] Punjab Engn Coll, ECE Dept, Chandigarh, India
来源
JOURNAL OF OPTICS-INDIA | 2019年 / 48卷 / 04期
关键词
Low-power optical network-on-chip; Multilayer silicon wire waveguide; Scattering loss; Serially coupled double-microring resonator; PROPAGATION LOSS; RESONATORS; SIMULATION; ROUGHNESS; FILTERS; DESIGN; ROUTER; SIZE;
D O I
10.1007/s12596-019-00565-7
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Photonic network-on-chip can benefit the future integrated structures only if it consumes less power. The optical devices used in the network router such as waveguides and switches must be low power to make the overall network power efficient. In this paper, a passive 4 x 4 optical network-on-chip router has been designed employing wavelength-division multiplexing using a novel multilayer silicon wire waveguide. The switching device, serially coupled double-ring resonator for the router, is also based on this waveguide. The designed router is first of its kind that comprises a multilayer silicon photonic wire waveguide and an improvised waveguide-based ring resonator switch. The performance evaluation of designed on-chip optical network router has been carried out in terms of bit error rate (BER). It has been shown that the designed optical network router offers low losses and better BER performance due to its novel low-loss devices and structure. Additionally, the designed network is complementary MOS compatible and non-blocking, i.e., all processing cores can transmit data to each other on all available wavelengths without any conflict.
引用
收藏
页码:557 / 566
页数:10
相关论文
共 50 条
  • [1] Low-power optical network-on-chip using low-loss multilayer silicon wire waveguide
    Jyoti Kedia
    Anurag Sharma
    Neena Gupta
    Journal of Optics, 2019, 48 : 557 - 566
  • [2] QuT: A Low-Power Optical Network-on-Chip
    Hamedani, Parisa Khadem
    Jerger, Natalie Enright
    Hessabi, Shaahin
    2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : 80 - 87
  • [3] A low-power miniature transmitter using a low-loss silicon platform for biotelemetry
    Ziaie, B
    Najafi, K
    Anderson, DJ
    PROCEEDINGS OF THE 19TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOL 19, PTS 1-6: MAGNIFICENT MILESTONES AND EMERGING OPPORTUNITIES IN MEDICAL ENGINEERING, 1997, 19 : 2221 - 2224
  • [4] Low-power and error coding for network-on-chip traffic
    Vitkovski, A
    Haukilahti, R
    Jantsch, A
    Nilsson, E
    22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 20 - 23
  • [5] ASYNCHRONOUS SWITCHING FOR LOW-POWER OCTAGON NETWORK-ON-CHIP
    El-Moursy, Magdy A.
    Shawkey, Heba A.
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 256 - 259
  • [6] Tulip: Turn-Free Low-Power Network-on-Chip
    Gheibi-Fetrat, Atiyeh
    Akbarzadeh, Negar
    Hessabi, Shaahin
    Sarbazi-Azad, Hamid
    IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 23 (01) : 5 - 8
  • [7] An Improved Low-Power Coding for Serial Network-On-Chip Links
    Velayudham, Sumitra
    Rajagopal, Sivakumar
    Ko, Seok-Bum
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (04) : 1896 - 1919
  • [8] Low-power and error protection coding for network-on-chip traffic
    Vitkovski, A.
    Jantsch, A.
    Lauter, R.
    Haukilahti, R.
    Nilsson, E.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (06): : 483 - 492
  • [9] An Improved Low-Power Coding for Serial Network-On-Chip Links
    Sumitra Velayudham
    Sivakumar Rajagopal
    Seok-Bum Ko
    Circuits, Systems, and Signal Processing, 2020, 39 : 1896 - 1919
  • [10] A low-power wireless-assisted multiple network-on-chip
    Baharloo, Mohammad
    Khonsari, Ahmad
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 63 : 104 - 115