共 50 条
- [41] REDUCING IN-CIRCUIT TESTING COSTS WITH SELF-CORRECTING PROGRAM GENERATIONS IEEE TRANSACTIONS ON MANUFACTURING TECHNOLOGY, 1977, 6 (03): : 61 - 63
- [42] Magnetic In-circuit Testing of Multiple Power and Ground Pins for Open Faults Journal of Electronic Testing, 2007, 23 : 25 - 34
- [43] Use of JTAG Boundary-Scan for Testing Electronic Circuit Boards and Systems 2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 596 - 601
- [44] Magnetic in-circuit testing of multiple power and ground pins for open faults JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (01): : 25 - 34
- [45] TEST PATTERN GENERATION METHODOLOGY FOR LSI/VLSI MODULE LEVEL TESTING AND IN-CIRCUIT CARD LEVEL TESTING. IBM technical disclosure bulletin, 1984, 26 (11): : 5909 - 5910
- [46] Simple Service Using Menus and Forms. Modern Operational System for an In-Circuit Testing Station. Elektronik Munchen, 1986, 35 (25): : 67 - 70
- [47] FUNCTIONAL AND IN-CIRCUIT TESTING TEAM UP TO TACKLE VLSI IN THE 80S ELECTRONICS, 1981, 54 (08): : 189 - 195
- [48] IN-CIRCUIT TESTING USING MODERN HARDWARE - 1, 2/ IN-CIRCUIT-TESTEN MIT MODERNER HARDWARE - 1, 2. 1982, V 31 (N 10): : 65 - 68
- [49] FUNCTIONAL AND IN-CIRCUIT TESTING TEAM UP TO TACKLE VLSI IN THE '80s. Electronics, 1981, 54 (08): : 189 - 195
- [50] Tracking uncertainty with probabilistic logic circuit testing IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (04): : 312 - 321