A statistical model to predict the performance variation of polysilicon TFTs formed by grain-enhancement technology

被引:11
作者
Cheng, CF [1 ]
Jagar, S [1 ]
Poon, MC [1 ]
Kok, CW [1 ]
Chan, MS [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Elect & Elect Engn, Kowloon, Hong Kong, Peoples R China
关键词
crystallization; grain boundaries; polysilicon; statistical modeling; thin-film transistors (TFTs);
D O I
10.1109/TED.2004.838325
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A statistical model to predict grain boundary distribution in the channel of a polysilicon thin-film transistor ITFT) is proposed. The model is valid for arbitrary transistor size to grain size ratio, and is particularly useful to predict the grain boundary distribution of recrystallized large-grain polysilicon TFTs where the transistor size is comparable to the grains size and gives significant device-to-device variation. The model has been extensively verified by comparing it with statistical data obtained from TFTs fabricated using metal-induced-lateral-crystallization and regular solid-phase epitaxial techniques. Good agreements between the experimental results and model prediction are demonstrated.
引用
收藏
页码:2061 / 2068
页数:8
相关论文
共 17 条
  • [1] Effects of longitudinal grain boundaries on the performance of MILC-TFT's
    Bhat, GA
    Jin, ZH
    Kwok, HS
    Wong, M
    [J]. IEEE ELECTRON DEVICE LETTERS, 1999, 20 (02) : 97 - 99
  • [2] EXCIMER-LASER-ANNEALED POLY-SI THIN-FILM TRANSISTORS
    BROTHERTON, SD
    MCCULLOCH, DJ
    CLEGG, JB
    GOWERS, JP
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (02) : 407 - 413
  • [3] Three dimensional CMOS integrated circuits on large grain polysilicon films
    Chan, VWC
    Chan, PCH
    Chan, M
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 161 - 164
  • [4] Jagar S., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P293, DOI 10.1109/IEDM.1999.824154
  • [5] A SPICE model for thin-film transistors fabricated on grain-enhanced polysilicon film
    Jagar, S
    Cheng, CF
    Zhang, SD
    Wang, HM
    Poon, MC
    Kok, CW
    Chan, MS
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) : 1103 - 1108
  • [6] Effects of longitudinal and latitudinal grain boundaries on the performance of large-grain polysilicon MOSFET
    Jagar, S
    Wang, H
    Chun, M
    [J]. IEEE ELECTRON DEVICE LETTERS, 2001, 22 (05) : 218 - 220
  • [7] CHARACTERISTICS OF POLYCRYSTALLINE-SI THIN-FILM TRANSISTORS FABRICATED BY EXCIMER-LASER ANNEALING METHOD
    KUBO, N
    KUSUMOTO, N
    INUSHIMA, T
    YAMAZAKI, S
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (10) : 1876 - 1879
  • [8] Fabrication of high-mobility p-channel poly-Si thin film transistors by self-aligned metal-induced lateral crystallization
    Lee, SW
    Ihn, TH
    Joo, SK
    [J]. IEEE ELECTRON DEVICE LETTERS, 1996, 17 (08) : 407 - 409
  • [9] Lee SW, 1996, IEEE ELECTR DEVICE L, V17, P160, DOI 10.1109/55.485160
  • [10] High performance low temperature metal-induced unilaterally crystallized polycrystalline silicon thin film transistors for system-on-panel applications
    Meng, ZG
    Wang, MX
    Wong, M
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (02) : 404 - 409