共 50 条
- [3] Extraction of 3-D trap position in NAND flash memory considering channel resistance of pass cells and bit-line interference Dig Tech Pap Symp VLSI Technol, 2011, (76-77):
- [9] All-Bit-Line Read Scheme With Locking Bit-Line and Amplifying Sense Node in NAND Flash IEEE ACCESS, 2021, 9 : 28001 - 28011