Transposable 3T-SRAM Synaptic Array Using Independent Double-Gate Feedback Field-Effect Transistors

被引:16
|
作者
Woo, Sola [1 ]
Cho, Jinsun [2 ]
Lim, Doohyeok [1 ]
Cho, Kyoungah [1 ]
Kim, Sangsig [3 ]
机构
[1] Korea Univ, Dept Elect Engn, Seoul 02841, South Korea
[2] Korea Univ, Dept Semicond Syst Engn, Seoul 02841, South Korea
[3] Korea Univ, Dept Semicond Syst Engn, Dept Elect Engn, Seoul 02841, South Korea
基金
新加坡国家研究基金会;
关键词
Transistors; Logic gates; Random access memory; Electric potential; Doping; Feedback loop; Computational modeling; Double-gate; feedback field-effect transistors (FBFETs); static random access memory (SRAM); synapse device; transposable memory; MEMORY; PLASTICITY; NETWORK;
D O I
10.1109/TED.2019.2939393
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we present a transposable three-transistor static random access memory (3T-SRAM) array consisting of independent double-gate feedback field-effect transistors as binary synaptic devices and access transistors. The synaptic functions of the ${2} \times {2}$ SRAM array are investigated through mixed-mode technology computer-aided design simulations. This 3T-SRAM array provides parallel and bidirectional synaptic updates with fast operating speed. Furthermore, a simplified spike-timing-dependent plasticity learning rule is implemented by adjusting the widths of memory pulses. A compact cell area and a low-leakage power consumption allow this 3T-SRAM array to be used for adaptive synaptic devices in a large-scale neuromorphic system.
引用
收藏
页码:4753 / 4758
页数:6
相关论文
共 49 条
  • [1] Tunable contact resistance in double-gate organic field-effect transistors
    Xu, Yong
    Darmawan, Peter
    Liu, Chuan
    Li, Yun
    Minari, Takeo
    Ghibaudo, Gerard
    Tsukagoshi, Kazuhito
    ORGANIC ELECTRONICS, 2012, 13 (09) : 1583 - 1588
  • [2] Thin-body effects in double-gate tunnel field-effect transistors
    Chien, Nguyen Dang
    Thai, Bui Huu
    Shih, Chun-Hsing
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2024, 57 (21)
  • [3] Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors
    Sallese, Jean-Michel
    Chevillon, Nicolas
    Lallement, Christophe
    Iniguez, Benjamin
    Pregaldiny, Fabien
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) : 2628 - 2637
  • [4] Simulation study on short channel double-gate junctionless field-effect transistors
    吴美乐
    靳晓诗
    揣荣岩
    刘溪
    Jong-Ho Lee
    Journal of Semiconductors, 2013, (03) : 35 - 42
  • [5] Simulation study on short channel double-gate junctionless field-effect transistors
    Wu, Meile
    Jin, Xiaoshi
    Chuai, Rongyan
    Liu, Xi
    Lee, Jong-Ho
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (03)
  • [6] Enhanced transconductance in a double-gate graphene field-effect transistor
    Hwang, Byeong-Woon
    Yeom, Hye-In
    Kim, Daewon
    Kim, Choong-Ki
    Lee, Dongil
    Choi, Yang-Kyu
    SOLID-STATE ELECTRONICS, 2018, 141 : 65 - 68
  • [7] Novel Design of a Ternary-CMOS With Vertical-Channel Double-Gate Field-Effect Transistors
    Kim, Jiho
    Kim, Sangwoo
    Hwang, Jinyoung
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (08) : 4081 - 4087
  • [8] Quantization, gate dielectric and channel length effect in double-gate tunnel field-effect transistor
    Mondol, Kalyan
    Hasan, Mehedi
    Siddique, Abdul Hasib
    Islam, Sharnali
    RESULTS IN PHYSICS, 2022, 34
  • [9] Self-aligned planar double-gate field-effect transistors fabricated by a source/drain first process
    Sakamoto, K
    Huda, MQ
    Ishii, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2005, 44 (1-7): : L147 - L149
  • [10] Low Subthreshold Swing Double-Gate β-Ga2O3 Field-Effect Transistors With Polycrystalline Hafnium Oxide Dielectrics
    Ma, Jiyeon
    Yoo, Geonwook
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (08) : 1317 - 1320