Nonvolatile Spin-Based Radiation Hardened Retention Latch and Flip-Flop

被引:32
作者
Amirany, Abdolah [1 ]
Marvi, Fahimeh [1 ]
Jafari, Kian [1 ]
Rajaei, Ramin [1 ]
机构
[1] Shahid Beheshti Univ, Dept Elect Engn, Tehran 1983969411, Iran
关键词
Latches; Magnetic tunneling; Radiation hardening (electronics); CMOS technology; Single event upsets; Clocks; Switches; Magnetic Tunnel Junction (MTJ); retention latch; radiation hardened by design; Single Event Upset (SEU); Spin Transfer Torque (STT); DESIGN; POWER; CELL; MTJ;
D O I
10.1109/TNANO.2019.2946108
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Reduction of leakage power and vulnerability to radiation are of critical challenges in modern nanometer CMOS technologies because of scaling down requirement. Spintronic logic has been progressed to realize these demands based on magnetic-based elements properties especially magnetic tunnel junction (MTJ) such as radiation-hardened, non-volatility, and CMOS process compatibility. A novel soft-error tolerant and highly reliable latch circuit is proposed in this paper which is a promising choice for reliable and low-power architectures. Furthermore, employing the proposed shadow latch based on MTJ cells as a backup structure along with the rad-hard main latch is aimed to the realization of a nonvolatile and SEU-immune flip-flop which is applicable in next-generation CMOS circuits. Simulations of proposed circuits have been performed by SPICE tool and a 45nm CMOS technology model to evaluate the effectiveness of topologies.
引用
收藏
页码:1089 / 1096
页数:8
相关论文
共 50 条
[41]   Radiation reliability benefit of area-optimized interleaved flip-flop layout in 28 nm technology [J].
Jeon, Sang Hoon ;
Lim, C. ;
Baeg, S. ;
Wen, S. ;
Wang, H. ;
Chen, L. .
MICROELECTRONICS RELIABILITY, 2019, 100
[42]   A Compact Low-Power Data Retention Flip-Flop with Easy-Sleep Mode [J].
Jiao, Hailong ;
Zhang, Zhanliang .
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[43]   IMPLEMENTING THE DESIGN OF MAGNETIC FLIP-FLOP BASED ON SWAPPED MOS DESIGN [J].
Gangalakshmi, S. ;
Banu, A. Khathija ;
Kumar, R. Harish .
2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, :987-989
[44]   A new flip-flop based on discrete-time parametric amplifier [J].
Jaliseh, Mehdi Ghavidel ;
Nabavi, Abdolreza ;
Azar, Hadi Saeidpour ;
Amini-sheshdeh, Jila .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 116
[45]   An All-Photonic Molecule-Based D Flip-Flop [J].
Remon, Patricia ;
Balter, Magnus ;
Li, Shiming ;
Andreasson, Joakim ;
Pischel, Uwe .
JOURNAL OF THE AMERICAN CHEMICAL SOCIETY, 2011, 133 (51) :20742-20745
[46]   A Power-Gated MPU with 3-microsecond Entry/Exit Delay using MTJ-Based Nonvolatile Flip-Flop [J].
Koike, H. ;
Ohsawa, T. ;
Ikeda, S. ;
Hanyu, T. ;
Ohno, H. ;
Endoh, T. ;
Sakimura, N. ;
Nebashi, R. ;
Tsuji, Y. ;
Morioka, A. ;
Miura, S. ;
Honjo, H. ;
Sugibayashi, T. .
PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, :317-320
[47]   Low Power D Flip-Flop Serial In/Parallel Out Based. Shift Register [J].
Bhuiyan, Mohammad Arif Sobhan ;
Mahmoudbcik, Arvin ;
Badal, Torikul Islam ;
Reaz, Mamun Bin Ibne ;
Rahman, Labonnah F. .
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, :180-184
[48]   Radiation Tolerant Multi-Bit Flip-Flop System With Embedded Timing Pre-Error Sensing [J].
Jain, Abhishek ;
Veggetti, Andrea Mario ;
Crippa, Dennis ;
Benfante, Antonio ;
Gerardin, Simone ;
Bagatin, Marta .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (09) :2878-2890
[50]   NVLCFF: An Energy-Efficient Magnetic Nonvolatile Level Converter Flip-Flop for Ultra-Low-Power Design [J].
Mehrdad Morsali ;
Mohammad Hossein Moaiyeri .
Circuits, Systems, and Signal Processing, 2020, 39 :2841-2859