共 50 条
[42]
A Compact Low-Power Data Retention Flip-Flop with Easy-Sleep Mode
[J].
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS),
2020,
[43]
IMPLEMENTING THE DESIGN OF MAGNETIC FLIP-FLOP BASED ON SWAPPED MOS DESIGN
[J].
2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS),
2015,
:987-989
[45]
An All-Photonic Molecule-Based D Flip-Flop
[J].
JOURNAL OF THE AMERICAN CHEMICAL SOCIETY,
2011, 133 (51)
:20742-20745
[46]
A Power-Gated MPU with 3-microsecond Entry/Exit Delay using MTJ-Based Nonvolatile Flip-Flop
[J].
PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC),
2013,
:317-320
[47]
Low Power D Flip-Flop Serial In/Parallel Out Based. Shift Register
[J].
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES),
2016,
:180-184
[50]
NVLCFF: An Energy-Efficient Magnetic Nonvolatile Level Converter Flip-Flop for Ultra-Low-Power Design
[J].
Circuits, Systems, and Signal Processing,
2020, 39
:2841-2859