Nonvolatile Spin-Based Radiation Hardened Retention Latch and Flip-Flop

被引:31
作者
Amirany, Abdolah [1 ]
Marvi, Fahimeh [1 ]
Jafari, Kian [1 ]
Rajaei, Ramin [1 ]
机构
[1] Shahid Beheshti Univ, Dept Elect Engn, Tehran 1983969411, Iran
关键词
Latches; Magnetic tunneling; Radiation hardening (electronics); CMOS technology; Single event upsets; Clocks; Switches; Magnetic Tunnel Junction (MTJ); retention latch; radiation hardened by design; Single Event Upset (SEU); Spin Transfer Torque (STT); DESIGN; POWER; CELL; MTJ;
D O I
10.1109/TNANO.2019.2946108
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Reduction of leakage power and vulnerability to radiation are of critical challenges in modern nanometer CMOS technologies because of scaling down requirement. Spintronic logic has been progressed to realize these demands based on magnetic-based elements properties especially magnetic tunnel junction (MTJ) such as radiation-hardened, non-volatility, and CMOS process compatibility. A novel soft-error tolerant and highly reliable latch circuit is proposed in this paper which is a promising choice for reliable and low-power architectures. Furthermore, employing the proposed shadow latch based on MTJ cells as a backup structure along with the rad-hard main latch is aimed to the realization of a nonvolatile and SEU-immune flip-flop which is applicable in next-generation CMOS circuits. Simulations of proposed circuits have been performed by SPICE tool and a 45nm CMOS technology model to evaluate the effectiveness of topologies.
引用
收藏
页码:1089 / 1096
页数:8
相关论文
共 50 条
[11]   SHE-NVFF: Spin Hall Effect-Based Nonvolatile Flip-Flop for Power Gating Architecture [J].
Kwon, Kon-Woo ;
Choday, Sri Harsha ;
Kim, Yusung ;
Fong, Xuanyao ;
Park, Sang Phill ;
Roy, Kaushik .
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (04) :488-490
[12]   Towards Nonvolatile Spintronic Quaternary Flip-Flop and Register Design [J].
BahmanAbadi, Motahareh ;
Amirany, Abdolah ;
Moaiyeri, Mohammad Hossein ;
Jafari, Kian .
SPIN, 2023, 13 (03)
[13]   Activity-sensitive flip-flop and latch selection for reduced energy [J].
Heo, Seongmoo ;
Krashinsky, Ronny ;
Asanovic, Krste .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (09) :1060-1064
[14]   A Novel Radiation-Hardened, Speed and Power Optimized Nonvolatile Latch for Aerospace Applications [J].
Li, Shixing ;
Wang, Chenyi ;
Tong, Zhongzhen ;
Wang, Chao ;
Wang, Bi ;
Wang, Zhaohao .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 72 (01) :178-182
[15]   High-Performance Spintronic Nonvolatile Ternary Flip-Flop and Universal Shift Register [J].
Amirany, Abdolah ;
Jafari, Kian ;
Moaiyeri, Mohammad Hossein .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (05) :916-924
[16]   RS flip-flop implementation based on all spin logic devices [J].
Wang, Sen ;
Cai, Li ;
Feng, Chaowen ;
Cui, Huanqing ;
Yang, Xiaokuo ;
Zhao, Hongyan .
MICRO & NANO LETTERS, 2017, 12 (06) :396-400
[17]   Fast and Disturb-Free Nonvolatile Flip-Flop Using Complementary Polarizer MTJ [J].
Seo, Yeongkyo ;
Fong, Xuanyao ;
Roy, Kaushik .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) :1573-1577
[18]   SEU Hardened D Flip-Flop Design with Low Area Overhead [J].
Yin, Chenyu ;
Zhou, Yulun ;
Liu, Hongxia ;
Xiang, Qi .
MICROMACHINES, 2023, 14 (10)
[19]   Single-Event Upsets and Distributions in Radiation-Hardened CMOS Flip-Flop Logic Chains [J].
Dodd, Paul E. ;
Shaneyfelt, Marty R. ;
Flores, Richard S. ;
Schwank, James R. ;
Hill, Thomas A. ;
McMorrow, Dale ;
Vizkelethy, Gyorgy ;
Swanson, Scot E. ;
Dalton, Scott M. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (06) :2695-2701
[20]   A Bypassable Scan Flip-Flop for Low Power Testing With Data Retention Capability [J].
Cao, Xugang ;
Jiao, Hailong ;
Marinissen, Erik Jan .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (02) :554-558