Nonvolatile Spin-Based Radiation Hardened Retention Latch and Flip-Flop

被引:30
|
作者
Amirany, Abdolah [1 ]
Marvi, Fahimeh [1 ]
Jafari, Kian [1 ]
Rajaei, Ramin [1 ]
机构
[1] Shahid Beheshti Univ, Dept Elect Engn, Tehran 1983969411, Iran
关键词
Latches; Magnetic tunneling; Radiation hardening (electronics); CMOS technology; Single event upsets; Clocks; Switches; Magnetic Tunnel Junction (MTJ); retention latch; radiation hardened by design; Single Event Upset (SEU); Spin Transfer Torque (STT); DESIGN; POWER; CELL; MTJ;
D O I
10.1109/TNANO.2019.2946108
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Reduction of leakage power and vulnerability to radiation are of critical challenges in modern nanometer CMOS technologies because of scaling down requirement. Spintronic logic has been progressed to realize these demands based on magnetic-based elements properties especially magnetic tunnel junction (MTJ) such as radiation-hardened, non-volatility, and CMOS process compatibility. A novel soft-error tolerant and highly reliable latch circuit is proposed in this paper which is a promising choice for reliable and low-power architectures. Furthermore, employing the proposed shadow latch based on MTJ cells as a backup structure along with the rad-hard main latch is aimed to the realization of a nonvolatile and SEU-immune flip-flop which is applicable in next-generation CMOS circuits. Simulations of proposed circuits have been performed by SPICE tool and a 45nm CMOS technology model to evaluate the effectiveness of topologies.
引用
收藏
页码:1089 / 1096
页数:8
相关论文
共 50 条
  • [1] High-Performance Radiation-Hardened Spintronic Retention Latch and Flip-Flop for Highly Reliable Processors
    Amirany, Abdolah
    Jafari, Kian
    Moaiyeri, Mohammad Hossein
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2021, 21 (02) : 215 - 223
  • [2] Novel Memristor-based Nonvolatile D Latch and Flip-flop Designs
    Chang, Zhenxing
    Cui, Aijiao
    Wang, Ziming
    Qu, Gang
    PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 244 - 250
  • [3] A Highly Reliable SEU Hardened Latch and High Performance SEU Hardened Flip-Flop
    Islam, Riadul
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 347 - 352
  • [4] A Low-Cost Radiation Hardened Flip-Flop
    Lin, Yang
    Zwolinski, Mark
    Halak, Basel
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [5] METASTABILITY OF CMOS LATCH FLIP-FLOP
    KIM, LS
    DUTTON, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) : 942 - 951
  • [6] Metastability of CMOS latch/flip-flop
    Kim, Lee-Sup, 1600, (25):
  • [7] METASTABILITY OF CMOS LATCH FLIP-FLOP
    KIM, LS
    CLINE, R
    DUTTON, R
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 781 - 784
  • [8] Radiation Hardening Design of Nonvolatile Hybrid Flip-Flop Based on Spin Orbit Torque MTJ and SRAM
    Zhao, Dongyan
    Wang, Yubo
    Chen, Yanning
    Shao, Jin
    Fu, Zhen
    Wang, Guangyao
    Pan, Biao
    Zhang, Peng
    Pan, Cheng
    SPIN, 2022, 12 (03)
  • [9] Spin-Orbit Torque Nonvolatile Flip-Flop Designs
    Deng, Erya
    Kang, Wang
    Zhao, Weisheng
    Wei, Shaoqian
    Wang, You
    Zhang, Deming
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [10] Area-Efficient Nonvolatile Flip-Flop Based on Spin Hall Effect
    Jaiswal, Akhilesh
    Andrawis, Robert
    Roy, Kaushik
    IEEE MAGNETICS LETTERS, 2018, 9