Nonvolatile Spin-Based Radiation Hardened Retention Latch and Flip-Flop

被引:31
作者
Amirany, Abdolah [1 ]
Marvi, Fahimeh [1 ]
Jafari, Kian [1 ]
Rajaei, Ramin [1 ]
机构
[1] Shahid Beheshti Univ, Dept Elect Engn, Tehran 1983969411, Iran
关键词
Latches; Magnetic tunneling; Radiation hardening (electronics); CMOS technology; Single event upsets; Clocks; Switches; Magnetic Tunnel Junction (MTJ); retention latch; radiation hardened by design; Single Event Upset (SEU); Spin Transfer Torque (STT); DESIGN; POWER; CELL; MTJ;
D O I
10.1109/TNANO.2019.2946108
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Reduction of leakage power and vulnerability to radiation are of critical challenges in modern nanometer CMOS technologies because of scaling down requirement. Spintronic logic has been progressed to realize these demands based on magnetic-based elements properties especially magnetic tunnel junction (MTJ) such as radiation-hardened, non-volatility, and CMOS process compatibility. A novel soft-error tolerant and highly reliable latch circuit is proposed in this paper which is a promising choice for reliable and low-power architectures. Furthermore, employing the proposed shadow latch based on MTJ cells as a backup structure along with the rad-hard main latch is aimed to the realization of a nonvolatile and SEU-immune flip-flop which is applicable in next-generation CMOS circuits. Simulations of proposed circuits have been performed by SPICE tool and a 45nm CMOS technology model to evaluate the effectiveness of topologies.
引用
收藏
页码:1089 / 1096
页数:8
相关论文
共 44 条
[1]   Spin-Based Fully Nonvolatile Full-Adder Circuit for Computing in Memory [J].
Amirany, Abdolah ;
Rajaei, Ramin .
SPIN, 2019, 9 (01)
[2]   Fully Nonvolatile and Low Power Full Adder Based on Spin Transfer Torque Magnetic Tunnel Junction With Spin-Hall Effect Assistance [J].
Amirany, Abdolah ;
Rajaei, Ramin .
IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (12)
[3]  
Amirany A, 2018, IRAN CONF ELECTR ENG, P103, DOI 10.1109/ICEE.2018.8472552
[4]  
Annunziata A. J., 2019, U.S. Patent Application, Patent No. [10/170 698, 10170698]
[5]  
[Anonymous], IEEE T MAGN
[6]   Nanosecond-Timescale Low Energy Switching of In-Plane Magnetic Tunnel Junctions through Dynamic Oersted-Field-Assisted Spin Hall Effect [J].
Aradhya, S. V. ;
Rowlands, G. E. ;
Oh, J. ;
Ralph, D. C. ;
Buhrman, R. A. .
NANO LETTERS, 2016, 16 (10) :5987-5992
[7]   Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops [J].
Bishnoi, Rajendra ;
Oboril, Fabian ;
Tahoori, Mehdi B. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) :1421-1432
[8]  
CH N., 2019, P INT S VLSI DES TES, P335
[9]  
Cha H., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P538, DOI 10.1109/ICCD.1993.393319
[10]   Dynamic compact model of thermally assisted switching magnetic tunnel junctions [J].
El Baraji, M. ;
Javerliac, V. ;
Guo, W. ;
Prenat, G. ;
Dieny, B. .
JOURNAL OF APPLIED PHYSICS, 2009, 106 (12)