Weighted pseudorandom hybrid GIST

被引:42
作者
Jas, A [1 ]
Krishna, CV
Touba, NA
机构
[1] Intel Corp, Austin, TX 78746 USA
[2] Univ Texas, Dept Elect & Comp Engn, Comp Engn Res Ctr, Austin, TX 78712 USA
[3] Cadence Design Syst Inc, Endicott, NY 13760 USA
基金
美国国家科学基金会;
关键词
D O I
10.1109/TVLSI.2004.837985
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new test data-compression scheme that is a hybrid approach between external testing and built-in self-test (BIST). The proposed approach is based on weighted pseudorandom testing and uses a novel approach for compressing and storing the weight sets. Three levels of compression are used to greatly reduce test costs. Experimental results show that the proposed scheme reduces tester storage requirements and tester bandwidth requirements by orders of magnitude compared to conventional external testing, but requires much less area overhead than a full BIST implementation providing the same fault coverage. No test points or any modifications are made to the function logic. The paper describes the proposed hybrid BIST architecture as well as two different ways of storing the weight sets, which are an integral part of this scheme.
引用
收藏
页码:1277 / 1283
页数:7
相关论文
共 24 条
[11]  
Hellebrand S, 2000, INT TEST CONF P, P778, DOI 10.1109/TEST.2000.894274
[12]  
Jas A, 2001, IEEE VLSI TEST SYMP, P2, DOI 10.1109/VTS.2001.923409
[13]  
Khoche A., 2000, P INT WORKSH TEST RE, P23
[14]   Deterministic BIST with multiple scan chains [J].
Kiefer, G ;
Wunderlich, HJ .
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :1057-1064
[15]   Application of deterministic logic BIST on industrial circuits [J].
Kiefer, G ;
Vranken, H ;
Marinissen, EJ ;
Wunderlich, HJ .
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, :105-114
[16]  
Li L, 2003, INT TEST CONF P, P460, DOI 10.1109/TEST.2003.1270871
[17]  
Liang HG, 2001, INT TEST CONF P, P894, DOI 10.1109/TEST.2001.966712
[18]  
MURADALI F, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P660, DOI 10.1109/TEST.1990.114081
[19]   3-WEIGHT PSEUDORANDOM TEST-GENERATION BASED ON A DETERMINISTIC TEST SET FOR COMBINATIONAL AND SEQUENTIAL-CIRCUITS [J].
POMERANZ, I ;
REDDY, SM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (07) :1050-1058
[20]  
PRESLY M, 1999, INT WORKSH MICR TEST