A Two-Stage Cascaded Hybrid Switched-Capacitor DC-DC Converter with 96.9% Peak Efficiency Tolerating 0.6V/μs Input Slew Rate During Startup

被引:24
作者
Xia, Ziyu [1 ]
Stauth, Jason [1 ]
机构
[1] Dartmouth Coll, Hanover, NH 03755 USA
来源
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2021年 / 64卷
关键词
D O I
10.1109/ISSCC42613.2021.9365763
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:256 / +
页数:3
相关论文
共 5 条
[1]  
Baek J, 2020, ISSCC DIG TECH PAP I, P202
[2]  
Chu LC, 2017, ISSCC DIG TECH PAP I, P186, DOI 10.1109/ISSCC.2017.7870323
[3]  
Liu WC, 2017, ISSCC DIG TECH PAP I, P182, DOI 10.1109/ISSCC.2017.7870321
[4]  
Rentmeister J.S., 2020, IEEE CUST INTEGR CIR, V2020, P1, DOI DOI 10.1109/cicc48029.2020.9075902
[5]  
Schaef C, 2019, ISSCC DIG TECH PAP I, V62, P146, DOI 10.1109/ISSCC.2019.8662475