A unified analytical Reliability model of NBTI and HCD for Undoped double gate PMOS

被引:0
作者
Samy, Omnia [1 ]
Abd Elhamid, Hamdy [2 ]
Ismail, Yehea [2 ]
Zekry, Abd El Halim [1 ]
机构
[1] ASU, Elect Engn, Cairo, Egypt
[2] AUC, CND, Cairo, Egypt
来源
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2017年
关键词
negative bias temperature instability (NBTI); hot carrier degradation (HCD); 2D Poisson equation; nano MOSFETs; double-gate (DG); Reliability; Aging; short channel effects (SCEs); MOSFETS; DEGRADATION;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a simple analytical reliability model for potential and threshold voltage when negative bias temperature instability (NBTI) and hot carrier degradation (HCD) are included in double gate (DG) PMOS. The work is based on solving 2D Poisson equation for undoped DG PMOS. The effect of both reliability concerns on drain induced barrier lowering (DIBL) and threshold voltage roll-off is investigated. NBTI showed higher threshold voltage shift than HCD. On the other side HCD revealed 2 x higher DIBL values than NBTI, and may reach three times roll off voltage values higher than NBTI, at high drain voltages.
引用
收藏
页码:1986 / 1989
页数:4
相关论文
共 12 条
[1]   Two-dimensional analytical threshold voltage and subthreshold swing models of undoped symmetric double-gate MOSFETs [J].
Abd El Hamid, Hamdy ;
Guitart, Jaume Roig ;
Iniguez, Benjamin .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (06) :1402-1408
[2]  
Cotofana S., 2011, UNIFIED AGING MODEL, P175
[3]   Interface trap generation and hole trapping under NBTI and PBTI in advanced CMOS technology with a 2-nm gate oxide [J].
Denais, M ;
Huard, V ;
Parthasarathy, C ;
Ribes, G ;
Perrier, F ;
Revil, N ;
Bravaix, A .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (04) :715-722
[4]   Effect of Localized Interface Charge on the Threshold Voltage of Short-Channel Undoped Symmetrical Double-Gate MOSFETs [J].
Ioannidis, Eleftherios G. ;
Tsormpatzoglou, Andreas ;
Tassis, Dimitrios H. ;
Dimitriadis, Charalabos A. ;
Ghibaudo, Gerard ;
Jomaah, Jalal .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (02) :433-440
[5]  
James M.-C. J., 1991, PERFORMANCE RELIABIL, P545
[6]   Theory of interface-trap-induced NBTI degradation for reduced cross section MOSFETs [J].
Küflüoglu, H ;
Alam, MA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) :1120-1130
[7]   A Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability [J].
Kufluoglu, Haldun ;
Alam, Muhammad Ashraful .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2004, 3 (3-4) :165-169
[8]   Universal NBTI Compact Model for Circuit Aging Simulation under Any Stress Conditions [J].
Ma, Chenyue ;
Mattausch, Hans Juergen ;
Matsuzawa, Kazuya ;
Yamaguchi, Seiichiro ;
Hoshida, Teruhiko ;
Imade, Masahiro ;
Koh, Risho ;
Arakawa, Takahiko ;
Miura-Mattausch, Mitiko .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2014, 14 (03) :818-825
[9]  
Majima H., 2001, EL DEV M 2001 IEDM 0
[10]   A 2D compact model for lightly doped DG MOSFETs (P-DGFETs) including negative bias temperature instability (NBTI) and short channel effects (SCEs) [J].
Samy, Omnia ;
Abdelhamid, Hamdy ;
Ismail, Yehea ;
Zekry, Abdelhalim .
MICROELECTRONICS RELIABILITY, 2016, 67 :82-88