Experimental/numerical analysis of halogen-free printed circuit board assembly under board level drop test

被引:0
|
作者
Zhan, Chau-Jie [1 ]
Chang, Hung-Jen [2 ]
Chang, Tao-Chih [1 ]
Chou, Jung-Hua [2 ]
机构
[1] Ind Technol Res Inst, Elect & Optoelect Res Labs, 195 Sec 4,Chung Hsing Rd, Hsinchu 31040, Taiwan
[2] Natl Cheng Kung Univ, Dept Engn Sci, Tainan 701, Taiwan
来源
IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE | 2009年
关键词
RELIABILITY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
After the adoption of lead-free electronic products, the halogen-free electronic products are expected to increase in the coming years for environmental protection and green electronics. Currently, for evaluating the drop resistance of handheld electronic products, the board level drop test method is typically employed. In this study, the finite elements analysis was used to analyze the drop responses of totally halogen-free PCBA and the simulation results were verified by drop tests. The outer layers of the halogen-free test board were built-up by resin coated copper (RCC) material. According to the JESD22-B111 standard, five PBGA components with Sn-4Ag-0.5Cu solder balls were mounted on the test board by the Sn-1Ag-0.5Cu solder paste. The ANASYS software was employed to analyze the stress distribution in the joint structures which contained the solder ball, copper pad, and build-up material during drop impacts. The sub-modeling simulation method was used to improve the accuracy and convergence of the simulation results. In addition, by using the support excitation scheme, the contact moment in the impact process during the drop test was translated into effective support excitation loads to simplify the analysis. From the drop test results, failure analysis showed that most of the fractures occurred around the pad on the test board first and then cracks propagated across the outer build-up material. Finally, the inner copper trace was fractured due to the propagated cracks, resulting in the failure of the PCB side. The simulation revealed that the maximum normal stress was located at the outmost solder balls in the PCB side, which consisted well with the location of crack initiation observed in the failure analysis after drop reliability tests.
引用
收藏
页码:337 / +
页数:2
相关论文
共 19 条
  • [1] Influence of Intermetallic Characteristics on the Solder Joint Strength of Halogen-Free Printed Circuit Board Assembly
    Chang, Hung-Jen
    Chou, Jung-Hua
    Chang, Tao-Chih
    Zhan, Chau-Jie
    Hon, Min-Hsiung
    Hsi, Chi-Shiung
    JOURNAL OF ELECTRONIC PACKAGING, 2011, 133 (02)
  • [2] Influence of Intermetallic Compound on the Stress Distribution and Fatigue Life of Halogen-free Printed Circuit Board Assembly
    Chang, Tao-Chih
    Chang, Hung-Jen
    Zhan, Chau-Jie
    Chang, Jing-Yao
    Fan, Jia-Wen
    Chou, Jung-Hua
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 194 - 197
  • [3] Dynamic properties analysis and test of SMT printed circuit board assembly
    Xu X.
    Yang P.
    Dong H.
    Wu Y.
    Xu H.
    Zhang L.
    Wang H.
    Wang X.
    International Journal of Materials and Structural Integrity, 2010, 4 (2-4) : 238 - 250
  • [4] Endurance of lead-free assembly under board level drop test and thermal cycling
    Xia, Yanghua
    Me, Xiaoming
    JOURNAL OF ALLOYS AND COMPOUNDS, 2008, 457 (1-2) : 198 - 203
  • [5] Design of the Printed Circuit Board for board level drop impact base on the JEDEC standard
    Gu, Jian
    Lei, Yongping
    Lin, Jian
    Fu, Hanguang
    Wu, Zhongwei
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 588 - 591
  • [6] Dynamic Analysis of Bare Printed Circuit Board under Impact
    Youssef, Ahmad H.
    Fan, Xuejun
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 810 - 815
  • [7] Experimental and numerical investigation of flow and thermal effects on flexible printed circuit board
    Lim, C. H.
    Abdullah, M. Z.
    Azid, I. A.
    Aziz, M. S. Abdul
    MICROELECTRONICS RELIABILITY, 2017, 72 : 5 - 17
  • [8] Board-Level Vibration Failure Criteria for Printed Circuit Assemblies: An Experimental Approach
    Amy, R. A.
    Aglietti, G. S.
    Richardson, G.
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2010, 33 (04): : 303 - 311
  • [9] Failure Analysis of Printed Circuit Board Solder Joint under Thermal Shock
    Zhou, Zhidai
    Chen, Jiahuan
    Yu, Chen
    Wang, Yuxin
    Zhang, Yu
    COATINGS, 2023, 13 (03)
  • [10] Study on the board-level drop test of WLCSP with RDL by finite element analysis
    Zhai Xinduo
    Wang Jun
    Guo Hongyan
    Zhang Li
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 539 - +