Effect of underfill entrapment on the reliability of flip-chip solder joint

被引:14
|
作者
Chan, YC [1 ]
Alam, MO
Hung, KC
Lu, H
Bailey, C
机构
[1] City Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China
[2] Univ Greenwich, Sch Comp & Math Sci, Greenwich, England
关键词
D O I
10.1115/1.1756590
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The application of underfill materials to fill up the room between the chip and substrate is known to substantially improve the thermal fatigue life of flip chip solder joints. Nowadays, no-flow underfill materials are gaining much interest over traditional underfill as the application and curing of this type of underfill can be undertaken before and during the reflow process and thus aiding high volume throughput. However there is always a potential chance of entrapping no-flow underfill in the solder joints. This work, attempts to find out the extent of underfill entrapment in the solder joints and its reliability effect on the flip chip packages. Some unavoidable underfill entrapments at the edges of the joint between solder bumps and substrate pads are found for certain solder joints whatever bonding conditions are applied. It is interesting to report for the first time that partial underfill entrapment at the edges of the solder joint seems to have no adverse effect on the fatigue lifetime of the samples since most of the first solder joint failure in the no-flow flip chip samples during thermal cycling are not at the site of solder interconnection with underfill entrapment. Our modeling results show good agreement with the experiment that shows underfill entrapment can actually increase the fatigue lifetime of the no-flow flip chip package.
引用
收藏
页码:541 / 545
页数:5
相关论文
共 50 条
  • [1] The effect of underfill and underfill delamination on the thermal stress in flip-chip solder joints
    Rzepka, S
    Korhonen, MA
    Meusel, E
    Li, CY
    JOURNAL OF ELECTRONIC PACKAGING, 1998, 120 (04) : 342 - 348
  • [2] EGA, flip-chip and CSP solder joint reliability
    Clech, JP
    MICRO MATERIALS, PROCEEDINGS, 2000, : 153 - 158
  • [3] Optimisation modelling for flip-chip solder joint reliability
    Stoyanov, S
    Bailey, C
    Cross, M
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2002, 14 (01) : 49 - 58
  • [4] Underfill of flip-chip: The effect of contact angle and solder bump arrangement
    Young, Wen-Bin
    Yang, Wen-Lin
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (03): : 647 - 653
  • [5] Study on underfill/solder adhesion in flip-chip encapsulation
    Fan, LH
    Tison, CK
    Wong, CP
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2002, 25 (04): : 473 - 480
  • [6] Thermal cycling analysis of flip-chip solder joint reliability
    Pang, JHL
    Chong, DYR
    Low, TH
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (04): : 705 - 712
  • [7] Flip-chip package solder-underfill reliability using finite element analysis
    Lim, Nino Rigo Emil G.
    Ubando, Aristotle T.
    Gonzaga, Jeremias A.
    RESULTS IN ENGINEERING, 2024, 24
  • [8] Thermomechanical Reliability of Nickel Pillar Interconnections Replacing Flip-Chip Solder Without Underfill
    Aggarwal, Ankur O.
    Raj, P. Markondeya
    Lee, Baik-Woo
    Yim, Myung Jin
    Iyer, Mahadevan
    Wong, C. P.
    Tummala, Rao R.
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (04): : 341 - 354
  • [9] Evaluation of epoxy underfill materials for solder flip-chip technology
    Park, CE
    Han, BJ
    Bair, HE
    Raju, VR
    SECOND CONFERENCE ON PLASTICS FOR PORTABLE AND WIRELESS ELECTRONICS, PROCEEDINGS, 1996, : 21 - 26
  • [10] Evaluation of epoxy underfill materials for solder flip-chip technology
    Park, CE
    Han, BJ
    Bair, HE
    Raju, VR
    JOURNAL OF MATERIALS SCIENCE LETTERS, 1997, 16 (12) : 1027 - 1029