Interfacial charge analysis and temperature sensitivity of germanium source vertical tunnel FET with delta-doped layer

被引:4
作者
Vanlalawmpuia, K. [1 ]
Bhowmick, Brinda [1 ]
机构
[1] Natl Inst Technol Silchar, Dept Elect & Commun Engn, Silchar 788010, Assam, India
关键词
Interface trap charges; Quantum correction; Temperature variations; Vertical tunneling; TRAP CHARGES; GATE; PERFORMANCE; IMPACT; TFET; ANALOG/RF; RELIABILITY; TRANSISTORS; SIMULATION; BANDGAP;
D O I
10.1016/j.microrel.2022.114512
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The influence of interface trap charges (ITCs) and reliability of the Germanium source vertical tunnel field effect transistor with delta-doped layer (GSDD vTFET) is investigated in this paper. The analysis is carried out on the GSDD vTFET by evaluating the analog/RF performances under the consideration of donor and acceptor ITCs and temperature variations. The presence of interface trap charges at the silicon channel/gate oxide interface changes the flat-band voltage, affecting the analog and RF performances of the GSDD vTFET. The study is carried out at distinctive donor and acceptor interface trap charges. The findings indicate that as the interface trap charge densities increases, the device's output changes drastically. The off-state current of the GSDD vTFET deteriorates significantly from an order of 10(-14) A to 10(-8) A in the presence of positive ITC of 10(12)/cm(2). The temperature variations over a wide range shows that OFF-state current as well as subthreshold region gets deteriorated due to dominance of Shockley-Read-Hall effect and the superthreshold region is less affected owing to dependence of band-to-band tunneling. The results reveal that when the temperature is raised from 200 K to 400 K, the I-ON/I-OFF current ratio degrades tremendously from -10(14) to -10(8) in the existence of donor ITC. It is also observed that the GSDD vTFET is less susceptible to acceptor interface trap charge in comparison with donor ITC in a temperature sensitive environment. Quantum correction (QC) of GSDD vTFET with ITC shows the same type of variations as the condition without considering QC.
引用
收藏
页数:11
相关论文
共 39 条
[1]   Performance investigation of InAs based dual electrode tunnel FET on the analog/RF platform [J].
Anand, Sunny ;
Sarin, R. K. .
SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 :60-69
[2]  
[Anonymous], 2017, Tcad sentaurus device manual, usa, ca, mountain view:synopsys, inc
[3]   Tunnel Field-Effect Transistors: Prospects and Challenges [J].
Avci, Uygar E. ;
Morris, Daniel H. ;
Young, Ian A. .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03) :88-95
[4]   Optimization of a Pocketed Dual-Metal-Gate TFET by Means of TCAD Simulations Accounting for Quantization-Induced Bandgap Widening [J].
Beneventi, Giovanni Betti ;
Gnani, Elena ;
Gnudi, Antonio ;
Reggiani, Susanna ;
Baccarani, Giorgio .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (01) :44-51
[5]   Improvement in Reliability of Tunneling Field-Effect Transistor With p-n-i-n Structure [J].
Cao, Wei ;
Yao, C. J. ;
Jiao, G. F. ;
Huang, Daming ;
Yu, H. Y. ;
Li, Ming-Fu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (07) :2122-2126
[6]   Temperature impact on the tunnel fet off-state current components [J].
Der Agopian, Paula Ghedini ;
Martino, Marcio Dalla Valle ;
dos Santos Filho, Sebastiao Gomes ;
Martino, Joao Antonio ;
Rooyackers, Rita ;
Leonelli, Daniele ;
Claeys, Cor .
SOLID-STATE ELECTRONICS, 2012, 78 :141-146
[7]  
Dewey G., 2011, P IEEE IEDM
[8]  
Doris B, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P267, DOI 10.1109/IEDM.2002.1175829
[9]   Tunneling Field-Effect Transistor: Effect of Strain and Temperature on Tunneling Current [J].
Guo, Peng-Fei ;
Yang, Li-Tao ;
Yang, Yue ;
Fan, Lu ;
Han, Gen-Quan ;
Samudra, Ganesh S. ;
Yeo, Yee-Chia .
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (09) :981-983
[10]   Effect of Interface Trap Charges on Performance Variation of Heterogeneous Gate Dielectric Junctionless-TFET [J].
Gupta, Sarthak ;
Nigam, Kaushal ;
Pandey, Sunil ;
Sharma, Dheeraj ;
Kondekar, Pravin N. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (11) :4731-4737