Sub-1.3 nm amorphous tantalum pentoxide gate dielectrics for damascene metal gate transistors

被引:10
作者
Inumiya, S [1 ]
Yagishita, A [1 ]
Saito, T [1 ]
Hotta, M [1 ]
Ozawa, Y [1 ]
Suguro, K [1 ]
Tsunashima, Y [1 ]
Arikado, T [1 ]
机构
[1] Semicond Co, Toshiba Corp, Microelect Engn Lab, Isogu Ku, Yokohama, Kanagawa 2358522, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS | 2000年 / 39卷 / 4B期
关键词
tantalum pentoxide; amorphous; gate dielectrics; damascene gate; surface morphology; interface state density; chemical vapor deposition; incubation time; equivalent oxide thickness;
D O I
10.1143/JJAP.39.2087
中图分类号
O59 [应用物理学];
学科分类号
摘要
The formation process of amorphous tantalum pentoxide (Ta2O5) gate dielectrics was developed for sub-0.1 mu m damascene metal gate transistors. Ta2O5 film deposition at high temperature (550 degrees C) on ultrathin (1 nm) oxynitride interface layer improves the surface morphology and decreases the carbon contamination in films. Elimination of post-deposition annealing suppresses the increase of interface layer thickness, and hence, ultrathin equivalent oxide thickness is obtained and good interface characteristics are maintained. The relative dielectric constant of this high-temperature as-deposited film is 26.5 and leakage current reduction of more than two orders of magnitude, compared to that in the case of silicon oxide, is obtained in die sub-2 nm region. A high-performance 90 nm transistor was successfully realized, by applying amorphous Ta2O5 gate dielectrics to damascene metal gate transistor processes. This was due to absence of gate depletion, ultrathin gate dielectrics and excellent interface properties.
引用
收藏
页码:2087 / 2093
页数:7
相关论文
共 8 条
  • [1] Properties of amorphous and crystalline Ta2O5 thin films deposited on Si from a Ta(OC2H5)5 precursor
    Chaneliere, C
    Four, S
    Autran, JL
    Devine, RAB
    Sandler, NP
    [J]. JOURNAL OF APPLIED PHYSICS, 1998, 83 (09) : 4823 - 4829
  • [2] CMOS Metal Replacement Gate Transistors using tantalum pentoxide gate insulator
    Chatterjee, A
    Chapman, RA
    Joyner, K
    Otobe, M
    Hattangady, S
    Bevan, M
    Brown, GA
    Yang, H
    He, Q
    Rogers, D
    Fang, SJ
    Kraft, R
    Rotondaro, ALP
    Terry, M
    Brennan, K
    Aur, SW
    Hu, JC
    Tsai, HL
    Jones, P
    Wilk, G
    Aoki, M
    Rodder, M
    Chen, IC
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 777 - 780
  • [3] Momiyama Y., 1997, S VLSI TECHN, P135
  • [4] MATERIAL CONSTANTS OF NEW PIEZOELECTRIC TA2O5 THIN-FILMS
    NAKAGAWA, Y
    OKADA, T
    [J]. JOURNAL OF APPLIED PHYSICS, 1990, 68 (02) : 556 - 559
  • [5] NAKAJIMA K, 1998, S VLSI TECHN, P95
  • [6] SiON/Ta2O5/TiN gate-stack transistor with 1.8nm equivalent SiO2 thickness
    Park, DG
    Lu, Q
    King, TJ
    Hu, CM
    Kalnitsky, A
    Tay, SP
    Cheng, CC
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 381 - 384
  • [7] Characterization of inversion-layer capacitance of holes in Si MOSFET's
    Takagi, S
    Takayanagi, M
    Toriumi, A
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1446 - 1450
  • [8] High performance metal gate MOSFETs fabricated by CMP for 0.1μm regime
    Yagishita, A
    Saito, T
    Nakajima, K
    Inumiya, S
    Akasaka, Y
    Ozawa, Y
    Minamihaba, G
    Yano, H
    Hieda, K
    Suguro, K
    Arikado, T
    Okumura, A
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 785 - 788