Operation and performance of the 4H-SiC junctionless FinFET

被引:3
作者
Naydenov, K. [1 ]
Donato, N. [1 ]
Udrea, F. [1 ]
机构
[1] Univ Cambridge, Dept Engn, Cambridge CB3 0FA, England
来源
ENGINEERING RESEARCH EXPRESS | 2021年 / 3卷 / 03期
基金
英国工程与自然科学研究理事会;
关键词
SiC MOSFET; FinFET; TCAD modelling; power electronics; IMPACT;
D O I
10.1088/2631-8695/ac12bc
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This work presents a comprehensive study on the behaviour and operation of a vertical 1.2 kV 4H-SiC junctionless power FinFET. The increased bulk conduction in the channel of this topology may bring reductions in the channel resistance compared to trench MOSFETs, whose performance is limited by the high interface state density. For this purpose, finite element (FE) simulations are used to examine the operation of this device. It is hence demonstrated that the junctionless FinFET can attain a high average channel drift mobility well above 100 cm(2)/(Vs), leaving the resistance to be determined by the drift and substrate regions. This allows the FinFET to turn on and reach its steady state current using a much (> 3x) smaller gate overdrive than standard designs. On the other hand, however, the overly high field in the gate oxide, the lack of an efficient mechanism for hole extraction, and the low threshold voltage can cause significant reliability issues. Furthermore, it is shown that the high input capacitance of the FinFET can limit its switching speed to slower levels than in standard trench MOSFETs, which raises the need for further development of the original design proposed for vertical GaN devices. In this context, it is demonstrated that the addition of a p-shield below the trenches can alleviate the off-state reliability issues and increase the speed, while still maintaining a competitive R ( on ) similar to 2m omega cm(2) even without the use of n-JFET enhancement doping.
引用
收藏
页数:12
相关论文
共 24 条
[1]  
Chonabayashi M., 2019, PCIM ASIA 2019 INT E, V1, P1
[2]   Status and prospects for SiC power MOSFETs [J].
Cooper, JA ;
Melloch, MR ;
Singh, R ;
Agarwal, A ;
Palmour, JW .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (04) :658-664
[3]  
Kagawa Y., 2017, U.S. Patent, Patent No. [10510843B2, 10510843]
[4]  
Kato T, 2020, PROC INT SYMP POWER, P110, DOI [10.1109/ispsd46842.2020.9170182, 10.1109/ISPSD46842.2020.9170182]
[5]  
Kimoto T, 2014, FUNDAMENTALS OF SILICON CARBIDE TECHNOLOGY: GROWTH, CHARACTERIZATION, DEVICES, AND APPLICATIONS, P1, DOI 10.1002/9781118313534
[6]   Material science and device physics in SiC technology for high-voltage power devices [J].
Kimoto, Tsunenobu .
JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
[7]   Time dependence of bias-stress-induced SiC MOSFET threshold-voltage instability measurements [J].
Lelis, Aivars J. ;
Habersat, Daniel ;
Green, Ronald ;
Ogunniyi, Aderinto ;
Gurfinkel, Moshe ;
Suehle, John ;
Goldsman, Neil .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) :1835-1840
[8]   A PHYSICALLY BASED MOBILITY MODEL FOR NUMERICAL-SIMULATION OF NONPLANAR DEVICES [J].
LOMBARDI, C ;
MANZINI, S ;
SAPORITO, A ;
VANZI, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (11) :1164-1171
[9]  
Nakamura T, 2011, 2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM)
[10]  
Nakano Y., 2012, U.S. Patent, Patent No. [9136322B2, 9136322]