Experimental Validation of an Eleven Level Symmetrical Inverter Using Genetic Algorithm and Queen Bee Assisted Genetic Algorithm for Solar Photovoltaic Applications

被引:17
作者
Gnanavel, C. [1 ]
Alexander, S. Albert [2 ]
机构
[1] Sree Sastha Inst Engn & Technol, Dept Elect & Elect Engn, Madras 600123, Tamil Nadu, India
[2] Kongu Engn Coll, Dept Elect & Elect Engn, Erode 638060, Tamil Nadu, India
关键词
Field programmable gate array (FPGA); genetic algorithm (GA); maximum power point tracking (MPPT); modulation index (m(a)); queen bee assisted genetic algorithm (QBAGA); total harmonic distortion (THD); MULTILEVEL INVERTER; MINIMUM NUMBER; CONVERTER; COMPONENTS;
D O I
10.1142/S0218126618502122
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an 11-level symmetrical inverter with reduced number of semiconductor switches for the solar photovoltaic (PV) applications. The genetic algorithm (GA) and queen bee assisted genetic algorithm (QBAGA) are performing a major task for the proposed Multilevel Inverter (MLI). The proposed symmetrical MLI topology has reduced number of semiconductor devices compared to the conventional MLI. However, the modulation index threshold related to the drop in the number of inverter output voltage levels is higher than that of the MLI. The objective of this paper is to find the optimal value of modulation index (m(a)) using optimization algorithms in order to attain the maximum power point (MPP) from the solar PV array. An 11-level symmetrical inverter is taken into consideration whose optimal modulation index (m(a)) is calculated in order to eliminate the harmonics. The total harmonic distortion (THD) measurement is used to estimate the quality of inverter the output voltage which implies the improvement of power quality. The simulations are carried out in MATLAB/Simulink and the experimental prototype is implemented with field programmable gate array (FPGA)-based processor. The simulation and experimental results show lesser THD with the absence of filter components which expose the effectiveness of the proposed system.
引用
收藏
页数:23
相关论文
共 23 条
[1]  
Albert Alexander S., 2009, P 3 INT C POW SYST I, P1
[2]  
Albert Alexander S., 2017, INT J ELECTRON, V104, P174
[3]   Novel Topologies for Symmetric, Asymmetric, and Cascade Switched-Diode Multilevel Converter With Minimum Number of Power Electronic Components [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyed Hossein ;
Sabahi, Mehran .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (10) :5300-5310
[4]   Switched-diode structure for multilevel converter with reduced number of power electronic devices [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyyed Hossein ;
Sabahi, Mehran .
IET POWER ELECTRONICS, 2014, 7 (03) :648-656
[5]   New hybrid structure for multilevel inverter with fewer number of components for high-voltage levels [J].
Alishah, Rasoul Shalchi ;
Nazarpour, Daryoosh ;
Hosseini, Seyyed Hossein ;
Sabahi, Mehran .
IET POWER ELECTRONICS, 2014, 7 (01) :96-104
[6]  
Amjad A. M., 2014, RENEW SUST ENERG REV, V33, P41
[7]   New cascaded multilevel inverter topology with minimum number of switches [J].
Babaei, Ebrahim ;
Hosseini, Seyed Hossein .
ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) :2761-2767
[8]  
Banaei M. R., 2011, J CIRCUIT SYST COMP, V20
[9]   Implementation of Genetic Algorithm in Control Structure of Induction Motor AC Drive [J].
Brandstetter, Pavel ;
Dobrovsky, Marek ;
Kuchar, Martin .
ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2014, 14 (04) :15-20
[10]   Hybrid genetic algorithm approach for selective harmonic control [J].
Dahidah, Mohamed S. A. ;
Agelidis, Vassillos G. ;
Rao, Machavaram V. .
ENERGY CONVERSION AND MANAGEMENT, 2008, 49 (02) :131-142