Quantitative prediction of on-chip capacitive and inductive crosstalk noise and tradeoff between wire cross-sectional area and inductive crosstalk effect

被引:1
作者
Ogasahara, Yasuhiro [1 ]
Hashimoto, Masanori [1 ]
Onoye, Takao [1 ]
机构
[1] Osaka Univ, Dept Informat Syst Engn, Suita, Osaka 5650871, Japan
关键词
signal integrity; interconnect delay; capacitive crosstalk; inductive crosstalk;
D O I
10.1093/ietfec/e90-a.4.724
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Capacitive and inductive crosstalk noises are expected to be more serious in advanced technologies. However, capacitive and inductive crosstalk noises in the future have not been concurrently and sufficiently discussed quantitatively, though capacitive crosstalk noise has, been intensively studied solely as a primary factor of interconnect delay variation. This paper quantitatively predicts the impact of capacitive and inductive crosstalk in prospective processes, and reveals that interconnect scaling strategies strongly affect relative dominance between capacitive and inductive coupling. Our prediction also makes the point that the interconnect resistance significantly influences both inductive coupling noise and propagation delay. We then evaluate a tradeoff between wire cross-sectional area and worst-case propagation delay focusing on inductive coupling noise, and show that an appropriate selection of wire cross-section can reduce delay uncertainty at the small sacrifice of propagation delay.
引用
收藏
页码:724 / 731
页数:8
相关论文
共 15 条
[1]   A simplified transmission-line based crosstalk noise model for on-chip RLC wiring [J].
Agarwal, K ;
Sylvester, D ;
Blaauw, D .
ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, :859-865
[2]  
Bakoglu H., 1990, CIRCUITS INTERCONNEC
[3]  
Cheng C., 2000, INTERCONNECT ANAL SY
[4]   MULTILEVEL METAL CAPACITANCE MODELS FOR CAD DESIGN SYNTHESIS SYSTEMS [J].
CHERN, JH ;
HUANG, J ;
ARLEDGE, L ;
LI, PC ;
PING, Y .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (01) :32-34
[5]  
Cong J, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P373, DOI 10.1109/ASPDAC.2001.913335
[6]   Modeling and characterization of long on-chip interconnections for highperformance microprocessors [J].
Deutsch, A ;
Kopcsay, GV ;
Surovic, CW ;
Rubin, BJ ;
Terman, LM ;
Dunne, RP ;
Gallo, TA ;
Dennard, RH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (05) :547-567
[7]  
International Technology Roadmap for Semiconductors, 2005, INT TECHN ROADM SEM
[8]  
Jan M. R., 2003, Digital integrated circuits: a design perspective
[9]  
Kumar R, 2003, DES AUT CON, P938
[10]  
Massoud Y, 2001, DES AUT CON, P804, DOI 10.1109/DAC.2001.935616