Multi-dimensional circuit and micro-architecture level optimization

被引:0
|
作者
Qi, Zhenyu [1 ]
Ziegler, Matthew [2 ]
Kosonocky, Stephen V. [2 ]
Rabaey, Jan M. [3 ]
Stan, Mircea R. [1 ]
机构
[1] Univ Virginia, Charles L Brown Elect & Comp Engn Dept, Charlottesville, VA 22904 USA
[2] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[3] Univ Calif Berkeley, Berkeley Wireless Res Ctr, Berkeley, CA 94704 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper studies multi-dimensional optimization at both circuit and micro-architecture levels. By formulating and solving the optimization problem with conflicting design objectives and multiple tunable knobs, it is revealed that the 'sensitivity balance' strategy proposed in recent works for performance-energy optimization is a special case of a general multi-dimensional optimization framework. The results derived in this paper help the understanding of efficient trade-off among multiple design objectives with multiple knobs. The example of an industrial control logic implemented in PLA shows 22% energy saving and 70% area reduction at the expense of 4% delay increase.
引用
收藏
页码:275 / +
页数:2
相关论文
共 50 条
  • [1] An Approach for Multi-Dimensional Separation Concerns at Architecture level
    Zhang, Lin-lin
    Ying, Shi
    Ni, You-cong
    Wen, Jing
    Zhao, Kai
    2008 WORKSHOP ON POWER ELECTRONICS AND INTELLIGENT TRANSPORTATION SYSTEM, PROCEEDINGS, 2008, : 541 - 545
  • [2] A Generic Model for Multi-Dimensional Separation of Concerns at Architecture Level
    Lin-lin, Zhang
    Ying Shi
    Ni You-cong
    Wen Jing
    Zhao Kai
    Ye Peng
    2008 4TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-31, 2008, : 5559 - 5562
  • [3] Modelization of three-dimensional bone micro-architecture using Markov Random Fields with a multi-level clique system
    Lamotte, T
    Dinten, JM
    Peyrin, F
    MEDICAL IMAGING 2005: IMAGE PROCESSING, PT 1-3, 2005, 5747 : 1356 - 1365
  • [4] Understanding the Scalability Problem of RNIC Cache at the Micro-architecture Level
    Ma, Xiaoxiao
    Yang, Fan
    Wang, Zhan
    Kang, Ning
    An, Xunjun
    ICC 2023-IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, 2023, : 6059 - 6065
  • [5] Micro-architecture optimization of THUMP105 SOC implementation
    Zhang, S
    Yang, Q
    Zhou, RD
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1376 - 1379
  • [6] Micro-architecture pipelining optimization with throughput-aware floorplanning*
    Ma, Yuchun
    Li, Zhuoyuan
    Cong, Jason
    Hong, Xianlong
    Reinman, Glenn
    Dong, Sheqin
    Zhou, Qiang
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 920 - +
  • [7] Micro-architecture verification for microprocessors
    Bin, E
    Fournier, L
    5th International Workshop on Microprocessor Test and Verification: Common Challenges and Solutions, Proceedings, 2005, : 112 - 113
  • [8] A retargetable micro-architecture simulator
    Mon, WS
    Zhu, JW
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 752 - 757
  • [9] Parting Shots MICRO-ARCHITECTURE
    Parsons, Ian
    ELEMENTS, 2013, 9 (03) : 238 - 238
  • [10] Multi-Objective Optimization to Improve Both Thermal and Device Performance of a Nonuniformly Powered Micro-Architecture
    Karajgikar, Saket
    Agonafer, Dereje
    Ghose, Kanad
    Sammakia, Bahgat
    Amon, Cristina
    Refai-Ahmed, Gamal
    JOURNAL OF ELECTRONIC PACKAGING, 2010, 132 (02) : 0210081 - 0210088