Sensitivity of CMOS based imagers and scaling perspectives

被引:130
作者
Lulé, T
Benthien, S
Keller, H
Mütze, F
Rieve, P
Seibel, K
Sommer, M
Böhm, M
机构
[1] Silicon Vis GmbH, Automot Vis Grp, D-57078 Siegen, Germany
[2] Silicon Vis GmbH, Consumer Prod Grp, D-57078 Siegen, Germany
[3] Univ Siegen, Inst Halbleitertech, D-57068 Siegen, Germany
关键词
active pixel sensors; CMOS image sensors; ISO speed; PG; scaling; sensitivity; TFA;
D O I
10.1109/16.877173
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
CMOS based imagers are beginning to compete against CCDs in many areas of the consumer market because of their system-on-a-chip capability, Sensitivity, however, is a main weakness of CMOS imagers and enhancements and deviations from standard CMOS processes are necessary to keep up sensitivity with downscaled process generations. In the introductory section several definitions for the sensitivity of image sensors are reviewed with regard to their potential to allow meaningful comparison of different detector structures. In the main section, the standard CMOS sensor architecture is compared to detector structures designed to improve the sensitivity, namely the photogate (PG), the pinned photodiode (PPD) and the thin film on ASIC (TFA) approach. The latter uses a vertical integration of the photodiode on top of the pixel transistors. A careful analysis of the relevant electrical, optical and technological parameters and many previously published experimental data for different imagers reveals that only the PPD and the TFA enhancements provide satisfactory sensitivity and withstand scaling down to 0.18 mu processes. Due to the higher fill factor and the higher quantum efficiency TFA provides significantly better values than PPD, The radiometric sensitivity of a 5 mum x 5 mum TFA pixel is found to amount to 11.9 V/(muJ/cm(2)) for a 0.25 mum process and 27.5 V/(muJ/cm(2)) for a 0.18 mum process.
引用
收藏
页码:2110 / 2122
页数:13
相关论文
共 50 条
[11]   Sensitivity of Corrosion and Scaling Indices Based on Ions; Case Study Iran [J].
Kurdi, Milad ;
Ferdows, Mohammad Shahi ;
Maghsoudi, Abbas .
WATER QUALITY EXPOSURE AND HEALTH, 2015, 7 (03) :363-372
[12]   A Study on CMOS Time Uncertainty with Technology Scaling [J].
Figueiredo, Monica ;
Aguiar, Rui L. .
INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2009, 5349 :146-+
[13]   Performance and Vdd scaling in deep submicrometer CMOS [J].
Chen, K ;
Hu, CM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) :1586-1589
[14]   Temperature Scaling of CMOS Analog Design Parameters [J].
Makris, Nikos ;
Bucher, Matthias .
2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, :187-190
[15]   Scaling, sensitivity and stability in the numerical solution of quadratic eigenvalue problems [J].
Higham, Nicholas J. ;
Mackey, D. Steven ;
Tisseur, Francoise ;
Garvey, Seamus D. .
INTERNATIONAL JOURNAL FOR NUMERICAL METHODS IN ENGINEERING, 2008, 73 (03) :344-360
[16]   Fast MTF measurement of CMOS imagers using ISO 12233 slanted-edge methodology [J].
Estribeau, M ;
Magnan, P .
DETECTORS AND ASSOCIATED SIGNAL PROCESSING, 2004, 5251 :243-252
[17]   The Impact of Nanoscale CMOS Devices Scaling and Variations on mm-Wave CMOS Performance [J].
Guo, Jyh-Chyurn ;
Ou, Jyun-Rong .
2024 19TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, EUMIC 2024, 2024, :379-382
[18]   Analysis and mathematical modelling of charge injection effect for efficient performance of CMOS imagers and CDS circuit [J].
Tiwari, Ashish ;
Talwekar, R. H. .
IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (07) :1038-1048
[19]   Chip Power Scaling in Recent CMOS Technology Nodes [J].
Shahidi, Ghavam G. .
IEEE ACCESS, 2019, 7 :851-856
[20]   Impact of Scaling on Nanosheet FET and CMOS Circuit Applications [J].
Kumari, N. Aruna ;
Sreenivasulu, V. Bharath ;
Prithvi, P. .
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (03)