Sensitivity of CMOS based imagers and scaling perspectives

被引:128
|
作者
Lulé, T
Benthien, S
Keller, H
Mütze, F
Rieve, P
Seibel, K
Sommer, M
Böhm, M
机构
[1] Silicon Vis GmbH, Automot Vis Grp, D-57078 Siegen, Germany
[2] Silicon Vis GmbH, Consumer Prod Grp, D-57078 Siegen, Germany
[3] Univ Siegen, Inst Halbleitertech, D-57068 Siegen, Germany
关键词
active pixel sensors; CMOS image sensors; ISO speed; PG; scaling; sensitivity; TFA;
D O I
10.1109/16.877173
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
CMOS based imagers are beginning to compete against CCDs in many areas of the consumer market because of their system-on-a-chip capability, Sensitivity, however, is a main weakness of CMOS imagers and enhancements and deviations from standard CMOS processes are necessary to keep up sensitivity with downscaled process generations. In the introductory section several definitions for the sensitivity of image sensors are reviewed with regard to their potential to allow meaningful comparison of different detector structures. In the main section, the standard CMOS sensor architecture is compared to detector structures designed to improve the sensitivity, namely the photogate (PG), the pinned photodiode (PPD) and the thin film on ASIC (TFA) approach. The latter uses a vertical integration of the photodiode on top of the pixel transistors. A careful analysis of the relevant electrical, optical and technological parameters and many previously published experimental data for different imagers reveals that only the PPD and the TFA enhancements provide satisfactory sensitivity and withstand scaling down to 0.18 mu processes. Due to the higher fill factor and the higher quantum efficiency TFA provides significantly better values than PPD, The radiometric sensitivity of a 5 mum x 5 mum TFA pixel is found to amount to 11.9 V/(muJ/cm(2)) for a 0.25 mum process and 27.5 V/(muJ/cm(2)) for a 0.18 mum process.
引用
收藏
页码:2110 / 2122
页数:13
相关论文
共 50 条
  • [1] Technology and device scaling considerations for CMOS imagers
    Wong, HS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (12) : 2131 - 2142
  • [2] Technology and device scaling considerations for CMOS imagers
    IBM Thomas J. Watson Research Cent, Yorktown Heights, United States
    IEEE Trans Electron Devices, 12 (2131-2142):
  • [3] Scientific CMOS CID imagers
    Zarnowski, J
    Carbone, J
    Pace, M
    SOLID STATE SENSOR ARRAYS AND CCD CAMERAS, 1996, 2654 : 29 - 37
  • [4] CMOS imagers, sensors and displays
    Bidermann, B
    Cummings, RE
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 210 - 211
  • [5] CMOS Imagers for HDTV and Hollywood
    Larish, John
    Advanced Imaging, 2002, 17 (03) : 44 - 45
  • [6] Performance scaling in flat imagers
    Haney, MW
    APPLIED OPTICS, 2006, 45 (13) : 2901 - 2910
  • [7] CMOS chip technology for automotive imagers
    Stöhr, H
    Softley, C
    Photonics in the Automobile, 2005, 5663 : 190 - 197
  • [8] CMOS-Compatible Optoelectronic Imagers
    Bi, Cheng
    Liu, Yanfei
    COATINGS, 2022, 12 (11)
  • [9] Evaluation of a BRST technique for CMOS imagers
    Lizarraga, L.
    Mir, S.
    Sicard, G.
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 378 - 383
  • [10] CMOS-based specialty imagers reach new performance levels
    Parton, Els
    Baron, Jerome
    De Moor, Piet
    LASER FOCUS WORLD, 2013, 49 (10): : 44 - 46