A Flexible, High-Performance FPGA Implementation of a Feed-Forward Equalizer for Optical Interconnects up to 112 Gb/s

被引:6
作者
Maragos, Konstantinos [1 ]
Spatharakis, Christos [2 ]
Lentaris, George [1 ]
Kontzilas, Panagiotis [1 ]
Dris, Stefanos [2 ]
Bakopoulos, Paraskevas [2 ]
Avramopoulos, Hercules [2 ]
Soudris, Dimitrios [1 ]
机构
[1] Natl Tech Univ Athens, Microprocessors & Digital Syst Lab, Zografos 15780, Greece
[2] Natl Tech Univ Athens, Photon Commun Res Lab, Zografos 15780, Greece
来源
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2017年 / 88卷 / 02期
关键词
FPGAs; Optical interconnects; Feedforward equalization; Parallel architectures; 112; Gb/s; Datacenters; FIR FILTERS;
D O I
10.1007/s11265-016-1201-y
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Commodity optoelectronic components and multi-level modulation formats are combined nowadays in optical networks to increase their throughput while decreasing their cost. To overcome the inherent limitations of such interconnects, research focuses on digital equalizers that compensate for the effects of the developed channels. The current paper proposes the use of FPGAs to enhance the speed, power and flexibility of digital equalization for the next generation 100 Gb/s rack-to-rack optical links in datacenters. We present the high-performance hardware architecture of a flexible feed-forward equalizer (FFE) with multiple reconfigurations. We describe parallelization techniques to accelerate FFE, accuracy analysis for various FFE scenarios, as well as a design space exploration leading to a fine-tuned and platform-dependent FFE customization. Our final implementation on a single Xilinx XC7VH580T FPGA device with GTZ transceivers can support a single link of up to 112 Gbps (56 GSa/s with PAM-4 modulation) and 2.26 . 10(-6) Bit-Error-Rate.
引用
收藏
页码:107 / 125
页数:19
相关论文
共 47 条
  • [21] Kai Y., 2013, 39 EUR C EXH OPT COM
  • [22] Little P., 2014, IMPLEMENTATION ADV M
  • [23] Liu M, 2009, I C FIELD PROG LOGIC, P498, DOI 10.1109/FPL.2009.5272463
  • [24] Lyubomirsky I., 2014, OPT FIB COMM C OPT S
  • [25] Mirzaei S, 2007, PR IEEE COMP DESIGN, P308
  • [26] SHORT-LENGTH FIR FILTERS AND THEIR USE IN FAST NONRECURSIVE FILTERING
    MOU, ZJ
    DUHAMEL, P
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1991, 39 (06) : 1322 - 1332
  • [27] PARKER DA, 1996, INT C APPL SYST, P93
  • [28] Pfau T., 2011, OPT FIB COMM C OPT S
  • [29] Precursor ISI reduction in high-speed I/O
    Ren, Jihong
    Lee, Haechang
    Lin, Q.
    Leibowitz, Brian
    Chen, E-Hung
    Oh, Dan
    Lambrecht, Frank
    Stojanovic, Vladimir
    Yang, Chih-Kong Ken
    Zerbe, Jared
    [J]. 2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, : 134 - 135
  • [30] A Study of Error Correction Codes for PAM Signals in Data Center Applications
    Sakib, Meer Nazmus
    Liboiron-Ladouceur, Odile
    [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2013, 25 (23) : 2274 - 2277