A Flexible, High-Performance FPGA Implementation of a Feed-Forward Equalizer for Optical Interconnects up to 112 Gb/s

被引:6
作者
Maragos, Konstantinos [1 ]
Spatharakis, Christos [2 ]
Lentaris, George [1 ]
Kontzilas, Panagiotis [1 ]
Dris, Stefanos [2 ]
Bakopoulos, Paraskevas [2 ]
Avramopoulos, Hercules [2 ]
Soudris, Dimitrios [1 ]
机构
[1] Natl Tech Univ Athens, Microprocessors & Digital Syst Lab, Zografos 15780, Greece
[2] Natl Tech Univ Athens, Photon Commun Res Lab, Zografos 15780, Greece
来源
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY | 2017年 / 88卷 / 02期
关键词
FPGAs; Optical interconnects; Feedforward equalization; Parallel architectures; 112; Gb/s; Datacenters; FIR FILTERS;
D O I
10.1007/s11265-016-1201-y
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Commodity optoelectronic components and multi-level modulation formats are combined nowadays in optical networks to increase their throughput while decreasing their cost. To overcome the inherent limitations of such interconnects, research focuses on digital equalizers that compensate for the effects of the developed channels. The current paper proposes the use of FPGAs to enhance the speed, power and flexibility of digital equalization for the next generation 100 Gb/s rack-to-rack optical links in datacenters. We present the high-performance hardware architecture of a flexible feed-forward equalizer (FFE) with multiple reconfigurations. We describe parallelization techniques to accelerate FFE, accuracy analysis for various FFE scenarios, as well as a design space exploration leading to a fine-tuned and platform-dependent FFE customization. Our final implementation on a single Xilinx XC7VH580T FPGA device with GTZ transceivers can support a single link of up to 112 Gbps (56 GSa/s with PAM-4 modulation) and 2.26 . 10(-6) Bit-Error-Rate.
引用
收藏
页码:107 / 125
页数:19
相关论文
共 47 条
  • [1] 100 GHz silicon-organic hybrid modulator
    Alloatti, Luca
    Palmer, Robert
    Diebold, Sebastian
    Pahl, Kai Philipp
    Chen, Baoquan
    Dinu, Raluca
    Fournier, Maryse
    Fedeli, Jean-Marc
    Zwick, Thomas
    Freude, Wolfgang
    Koos, Christian
    Leuthold, Juerg
    [J]. LIGHT-SCIENCE & APPLICATIONS, 2014, 3 : e173 - e173
  • [2] Anslow P., 2016, RS 544 514 FEC PERFO
  • [3] Apostolopoulos D., 2014, SPIE OPTO INT SOC OP
  • [4] Bakopoulos P., 2016, SPIE OPTO INT SOC OP
  • [5] Barbosa T. C., 2010, 2010 6 INT C WIR COM, P1
  • [6] Caillaud C., 2015, EUR C OPT COMM ECOC, P1
  • [7] Chen C., 2015, OPT FIB COMM C OPT S
  • [8] Cheng C., 2004, P 2004 INT S CIRC SY, V3
  • [9] Low-cost parallel FIR filter structures with 2-stage parallelism
    Cheng, Chao
    Parhi, Keshab K.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (02) : 280 - 290
  • [10] Cole C., 2014, TECH REP