Noise-rejection model based on charge-transfer equation for digital CMOS circuits

被引:3
作者
Korshak, A [1 ]
机构
[1] Synopsys Inc, Mountain View, CA 94043 USA
关键词
CMOS digital integrated circuits; crosstalk; design automation; noise;
D O I
10.1109/TCAD.2004.835133
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Noise-rejection curve (NRC) is given by minimum noise amplitude that causes failure of digital cell as a function of noise width. It is more accurate noise failure criteria than traditional static noise margin (NM) and it becomes widely used in modern crosstalk aware designs. However, the accuracy of the NRC-based analysis is often insufficient because of inconsistencies between characterization, data representation, and modeling of the NRC. In part, it can be attributed to ambiguous definition of noise width and height. This paper presents a new noise-rejection model and describes special characterization of digital circuits to achieve high accuracy. This new model is founded on a charge-transfer equation and constrains an integral measure of the noise, rather that its amplitude and width. It provides a compact data representation and is independent on NM.
引用
收藏
页码:1460 / 1465
页数:6
相关论文
共 11 条
  • [1] [Anonymous], 1994, PRINCIPLES CMOS VLSI
  • [2] CONG J, 2001, P DESIGN AUTOMATION, P273
  • [3] Devgan A, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P147, DOI 10.1109/ICCAD.1997.643399
  • [4] An effective current source cell model for VDSM delay calculation
    Korshak, A
    Lee, JC
    [J]. INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 296 - 300
  • [5] NOISE IN DIGITAL DYNAMIC CMOS CIRCUITS
    LARSSON, P
    SVENSSON, C
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (06) : 655 - 662
  • [6] Shepard KL, 1996, IEEE IC CAD, P524, DOI 10.1109/ICCAD.1996.569906
  • [7] Cell characterization for noise stability
    Shepard, KL
    Chou, K
    [J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 91 - 94
  • [8] Crosstalk reduction for VLSI
    Vittal, A
    MarekSadowska, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) : 290 - 298
  • [9] Crosstalk in VLSI interconnections
    Vittal, A
    Chen, LH
    Marek-Sadowska, M
    Wang, KP
    Yang, S
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) : 1817 - 1824
  • [10] Noise propagation and failure criteria for VLSI designs
    Zolotov, V
    Blaauw, D
    Sirichodyakul, S
    Becer, A
    Oh, C
    Panda, R
    Grinshpon, A
    Levy, R
    [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 587 - 594