A Biosensor-CMOS Platform and Integrated Readout Circuit in 0.18-μm CMOS Technology for Cancer Biomarker Detection

被引:17
作者
Alhoshany, Abdulaziz [1 ]
Sivashankar, Shilpa [2 ]
Mashraei, Yousof [1 ]
Omran, Hesham [3 ]
Salama, Khaled N. [1 ]
机构
[1] KAUST, Comp Elect & Math Sci & Engn Div CEMSE, Thuwal 239556900, Saudi Arabia
[2] North Carolina State Univ, Univ Chapel Hill, Dept Biomed Engn, Raleigh, NC 27695 USA
[3] Ain Shams Univ, Fac Engn, Integrated Circuits Lab, Cairo 11535, Egypt
关键词
biosensor; interdigitated electrodes; SSAT enzyme diagnostic platform; capacitive sensor interface; early cancer detection; CMOS; SPERMIDINE/SPERMINE N-1-ACETYLTRANSFERASE SSAT; TO-DIGITAL CONVERTER; RAMAN-SPECTROSCOPY; SENSOR; LINE; CHAIN; ARRAY; CHIP;
D O I
10.3390/s17091942
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This paper presents a biosensor-CMOS platform for measuring the capacitive coupling of biorecognition elements. The biosensor is designed, fabricated, and tested for the detection and quantification of a protein that reveals the presence of early-stage cancer. For the first time, the spermidine/spermine N1 acetyltransferase (SSAT) enzyme has been screened and quantified on the surface of a capacitive sensor. The sensor surface is treated to immobilize antibodies, and the baseline capacitance of the biosensor is reduced by connecting an array of capacitors in series for fixed exposure area to the analyte. A large sensing area with small baseline capacitance is implemented to achieve a high sensitivity to SSAT enzyme concentrations. The sensed capacitance value is digitized by using a 12-bit highly digital successive-approximation capacitance-to-digital converter that is implemented in a 0.18 mu m CMOS technology. The readout circuit operates in the near-subthreshold regime and provides power and area efficient operation. The capacitance range is 16.137 pF with a 4.5 fF absolute resolution, which adequately covers the concentrations of 10 mg/L, 5 mg/L, 2.5 mg/L, and 1.25 mg/L of the SSAT enzyme. The concentrations were selected as a pilot study, and the platform was shown to demonstrate high sensitivity for SSAT enzymes on the surface of the capacitive sensor. The tested prototype demonstrated 42.5 mu S of measurement time and a total power consumption of 2.1 mu W.
引用
收藏
页数:12
相关论文
共 50 条
[31]   Single-photon avalanche diodes in 0.18-μm high-voltage CMOS technology [J].
Huang, L. D. ;
Wu, J. Y. ;
Wang, J. P. ;
Tsai, C. M. ;
Huang, Y. H. ;
Wu, D. R. ;
Lin, S. D. .
OPTICS EXPRESS, 2017, 25 (12) :13333-13339
[32]   W-band multiple-ring resonator by standard 0.18-μm CMOS technology [J].
Hsu, SSH ;
Zhu, HZ .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2005, 15 (12) :832-834
[33]   An SRAM-Based Radiation Monitor With Dynamic Voltage Control in 0.18-μm CMOS Technology [J].
Prinzie, Jeffrey ;
Thys, Sam ;
Van Bockel, Bjorn ;
Wang, Jialei ;
De Smedt, Valentijn ;
Leroux, Paul .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (01) :282-289
[34]   Digitally controllable variable-gain amplifiers in 0.18-μm CMOS technology for μ-power applications [J].
Cabuk, Alper ;
Do, Aaron V. T. ;
Boon, Chirn Chye ;
Yeo, Kiat-Seng ;
Do, Manh Anh .
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, :500-503
[35]   Fabrication and Characterization of a Surface-Acoustic-Wave Biosensor in CMOS Technology for Cancer Biomarker Detection [J].
Tigli, Onur ;
Bivona, Louis ;
Berg, Patricia ;
Zaghloul, Mona E. .
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2010, 4 (01) :62-73
[36]   60-GHz BANDPASS FILTER WITH ACMRC RESONATOR FABRICATED USING 0.18-μM CMOS TECHNOLOGY [J].
Liu, Chia-Hsieh ;
Hsu, Cheng-Ying ;
Chen, Chu-Yu ;
Chuang, Huey-Ru .
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2009, 51 (03) :597-600
[37]   A 60-GHz Differential On-Chip Yagi Antenna Using 0.18-μm CMOS Technology [J].
Bao, Xiaoyue ;
Guo, Yongxin ;
Hu, Sanming .
2012 IEEE ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2012, :277-+
[38]   A Low Phase Noise 20 GHz Voltage Control Oscillator using 0.18-μm CMOS Technology [J].
Yang, C. M. ;
Kao, H. L. ;
Chang, Y. C. ;
Chen, M. T. ;
Chang, H. M. ;
Wu, C. H. .
PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, :185-188
[39]   ESD implantations for on-chip ESD protection with layout consideration in 0.18-μm salicided CMOS technology [J].
Ker, MD ;
Chuang, CH ;
Lo, WY .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (02) :328-337
[40]   Poststress RF-Drifts of Dual-Band LC VCO 0.18-μm CMOS Technology [J].
Jain, Sanjeev ;
Jang, Sheng-Lyang ;
Juang, Miin-Horng .
INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2014, 24 (02) :243-248