A Biosensor-CMOS Platform and Integrated Readout Circuit in 0.18-μm CMOS Technology for Cancer Biomarker Detection

被引:17
作者
Alhoshany, Abdulaziz [1 ]
Sivashankar, Shilpa [2 ]
Mashraei, Yousof [1 ]
Omran, Hesham [3 ]
Salama, Khaled N. [1 ]
机构
[1] KAUST, Comp Elect & Math Sci & Engn Div CEMSE, Thuwal 239556900, Saudi Arabia
[2] North Carolina State Univ, Univ Chapel Hill, Dept Biomed Engn, Raleigh, NC 27695 USA
[3] Ain Shams Univ, Fac Engn, Integrated Circuits Lab, Cairo 11535, Egypt
关键词
biosensor; interdigitated electrodes; SSAT enzyme diagnostic platform; capacitive sensor interface; early cancer detection; CMOS; SPERMIDINE/SPERMINE N-1-ACETYLTRANSFERASE SSAT; TO-DIGITAL CONVERTER; RAMAN-SPECTROSCOPY; SENSOR; LINE; CHAIN; ARRAY; CHIP;
D O I
10.3390/s17091942
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This paper presents a biosensor-CMOS platform for measuring the capacitive coupling of biorecognition elements. The biosensor is designed, fabricated, and tested for the detection and quantification of a protein that reveals the presence of early-stage cancer. For the first time, the spermidine/spermine N1 acetyltransferase (SSAT) enzyme has been screened and quantified on the surface of a capacitive sensor. The sensor surface is treated to immobilize antibodies, and the baseline capacitance of the biosensor is reduced by connecting an array of capacitors in series for fixed exposure area to the analyte. A large sensing area with small baseline capacitance is implemented to achieve a high sensitivity to SSAT enzyme concentrations. The sensed capacitance value is digitized by using a 12-bit highly digital successive-approximation capacitance-to-digital converter that is implemented in a 0.18 mu m CMOS technology. The readout circuit operates in the near-subthreshold regime and provides power and area efficient operation. The capacitance range is 16.137 pF with a 4.5 fF absolute resolution, which adequately covers the concentrations of 10 mg/L, 5 mg/L, 2.5 mg/L, and 1.25 mg/L of the SSAT enzyme. The concentrations were selected as a pilot study, and the platform was shown to demonstrate high sensitivity for SSAT enzymes on the surface of the capacitive sensor. The tested prototype demonstrated 42.5 mu S of measurement time and a total power consumption of 2.1 mu W.
引用
收藏
页数:12
相关论文
共 50 条
[21]   A 6-32 GHz T/R switch in 0.18-μm CMOS technology [J].
Wang, Sen ;
Li, Zi-Kang .
IEICE ELECTRONICS EXPRESS, 2012, 9 (06) :590-595
[22]   A low phase noise quadrature LC-VCO in 0.18-μm CMOS technology [J].
Wang, Y. ;
Zhu, Y. F. ;
Jiang, N. ;
Chi, Y. S. ;
Huang, F. Y. .
2008 GLOBAL SYMPOSIUM ON MILLIMETER WAVES, 2008, :33-+
[23]   A 5.5 GHz Low-Power PLL using 0.18-μm CMOS technology [J].
Tsai, Jeng-Han ;
Huang, Shao-Wei ;
Chou, Jian-Ping .
2014 IEEE RADIO & WIRELESS SYMPOSIUM (RWS), 2014, :205-207
[24]   An X-band Microwave Thermoelectric Power Detector in 0.18-μm CMOS Technology [J].
Li, Jian-hua ;
Liao, Xiaoping .
2022 IEEE SENSORS, 2022,
[25]   A 22-dBm 24-GHz Power Amplifier Using 0.18-μm CMOS Technology [J].
Huang, Pin-Cheng ;
Kuo, Jing-Lin ;
Tsai, Zuo-Min ;
Lin, Kun-You ;
Wang, Huei .
2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, :248-251
[26]   Fully Integrated Actively Quenched SPAD in 0.18μm CMOS Technology [J].
Schneider-Hornstein, Kerstin ;
Hofbauer, Michael ;
Steindl, Bernhard ;
Zimmermann, Horst .
2020 AUSTROCHIP WORKSHOP ON MICROELECTRONICS (AUSTROCHIP), 2020, :62-65
[27]   A 15-mW fully integrated I/Q synthesizer for Bluetooth in 0.18-/-μm CMOS [J].
Leenaerts, DMW ;
Vaucher, CS ;
Bergveld, HJ ;
Thompson, M ;
Moore, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) :1155-1162
[28]   LOW VOLTAGE CHARGE PUMP CIRCUIT USING 0.18 μm CMOS TECHNOLOGY [J].
Wei, Kang Cheng ;
Amin, Md Syedul ;
Reaz, Mamun Bin Ibne ;
Rahman, Labonnah Farzana ;
Jalil, Jubayer .
REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2013, 58 (01) :83-92
[29]   A fully integrated 5.8 GHz U-NII band 0.18-μm CMOS VCO [J].
Chu, YK ;
Chuang, HR .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2003, 13 (07) :287-289
[30]   An 8-Gb/s Inductorless Adaptive Passive Equalizer in 0.18-μm CMOS Technology [J].
Moon, Joung-Wook ;
Choi, Woo-Young .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2012, 12 (04) :405-410