Radiation Hardness Study of LG=20 nm FinFET and Nanowire SRAM Through TCAD Simulation

被引:15
作者
Elwailly, Adam [1 ]
Saltin, Johan [1 ]
Gadlage, Matthew J. [2 ]
Hiu Yung Wong [1 ]
机构
[1] San Jose State Univ, Dept Elect Engn, San Jose, CA 95192 USA
[2] Naval Surface Warfare Ctr, Dept Global Deterrence & Def, Crane Div, Crane, IN 47522 USA
关键词
FinFET; nanosheet; nanowire (NW); radiation hardness; simulation; static random-access memory (SRAM); technology computer-aided design (TCAD);
D O I
10.1109/TED.2021.3067855
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Radiation hardness of FinFET and stacked nanowire (NW) static random-accessmemory (SRAM), with LG = 20 nm, which corresponds to high-density 5 nm technology node, is studied and compared using 3-D technology computer-aided design (TCAD) full cell domain simulation. Single FinFET and NW of similar total height are created using process simulation. Two types of NWs are studied, namely, high-performanceand low-powerNW, which has the same OFF-state and ON-state current as the FinFET, respectively. Device simulations are performed using transport parameters calibrated inMonteCarlo simulations. Radiation hardness of both n-type and p-type devices are simulatedby striking particles at various locations and directions when the transistors are at OFF-state. It is found that NW is more robust than FinFET in all strike locations and directions. Radiationstrikes are then applied to the OFF-state transistors in the SRAM at the most vulnerable positions. The SRAMs of both devices are designed to have similar noise margins for a fair comparison. It is found that NW SRAM is much more robust and can sustain two to three times higher linear energy transfer (LET) than FinFET SRAM in the most striking locations. Therefore, from a radiation robustness perspective, NW SRAM is preferred.
引用
收藏
页码:2289 / 2294
页数:6
相关论文
共 20 条
  • [1] [Anonymous], 2020, PROCESS USER GUIDE V
  • [2] [Anonymous], 2020, International Roadmap for Devices and Systems 2020 Edition
  • [3] [Anonymous], 2020, DEVICE MONTE CARLO U
  • [4] [Anonymous], 2020, DEVICE USER GUIDE VE
  • [5] Bhuvaneshwari Y. V., 2014, INF COMM EMB SYST IC, P1, DOI [10.1109/ICICES.2014.7034119, DOI 10.1109/ICICES.2014.7034119]
  • [6] Calienes W, 2014, MIDWEST SYMP CIRCUIT, P655, DOI 10.1109/MWSCAS.2014.6908500
  • [7] Three-Dimensional Monolithic FinFET-Based 8T SRAM Cell Design for Enhanced Read Time and Low Leakage
    Guler, Abdullah
    Jha, Niraj K.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (04) : 899 - 912
  • [8] Stringer Gate FinFET on Bulk Substrate
    Han, Jin-Woo
    Wong, Hiu Yung
    Moon, Dong-Il
    Braga, Nelson
    Meyyappan, M.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (09) : 3432 - 3438
  • [9] HUYNH QT, 2019, INT CONF KNOWL SYS, P1
  • [10] Radiation Effects in Si-NW GAA FET and CMOS Inverter: A TCAD Simulation Study
    Kaushal, Gaurav
    Rathod, S. S.
    Maheshwaram, Satish
    Manhas, S. K.
    Saxena, A. K.
    Dasgupta, S.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (05) : 1563 - 1566