An integrated low power CMOS baseband analog design for direct conversion receiver

被引:1
作者
Lee, M [1 ]
Kwon, I [1 ]
Lee, K [1 ]
机构
[1] Samsung Elect, Telecommun Networks, Suwon, South Korea
来源
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2004年
关键词
D O I
10.1109/ESSCIR.2004.1356622
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A low power CMOS receiver baseband analog circuit based on alternating filter and gain stage is reported For the given specifications of the baseband analog block, optimum allocation of the gain, IIP3 and NF of the each block was performed to minimize current consumption. The fully integrated receiver BBA strip is fabricated in 0.18 mum CMOS technology and HP3 of 30 dBm with a gain of 55 dB and noise figure of 31 dB are obtained at 4.86 mW power consumption.
引用
收藏
页码:79 / 82
页数:4
相关论文
共 5 条
[1]   General relations between IP2, IP3, and offsets in differential circuits and the effects of feedback [J].
Abidi, AA .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2003, 51 (05) :1610-1612
[2]  
Choi P, 2003, ISSCC DIG TECH PAP I, V46, P92
[3]  
Cojocaru C, 2003, ISSCC DIG TECH PAP I, V46, P90
[4]   DC-coupled IF stage design for a 900-MHz ISM receiver [J].
Harjani, R ;
Kim, J ;
Harvey, J .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (01) :126-134
[5]  
SOORAPANTH T, 1997, 1 INT WORKSH DES MIX, P81