Near-optimal replacement policies for shared caches in multicore processors

被引:2
作者
Diaz, Javier [1 ,3 ]
Ibanez, Pablo [1 ,3 ]
Monreal, Teresa [2 ,3 ]
Vinals, Victor [1 ,3 ]
Llaberia, Jose M. [2 ,3 ]
机构
[1] Univ Zaragoza, Aragon Inst Engn Res I3A, Zaragoza, Spain
[2] Univ Politecn Cataluna, Dept Arquitectura Computadors, Barcelona, Spain
[3] Hipeac, Ghent, Belgium
关键词
Chip multiprocessor; Shared cache; Optimal replacement; Miss rate; Fairness; MANAGEMENT; ALGORITHMS;
D O I
10.1007/s11227-021-03736-1
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An optimal replacement policy that minimizes the miss rate in a private cache was proposed several decades ago. It requires knowing the future access sequence the cache will receive. There is no equivalent for shared caches because replacement decisions alter this future sequence. We present a novel near-optimal policy for minimizing the miss rate in a shared cache that approaches the optimal execution iteratively. During each iteration, the future access sequence is reconstructed on every miss interleaving the future per-core sequences, taken from the previous iteration. This single sequence feeds a classical private-cache optimum replacement policy. Our evaluation on a shared last-level cache shows that our proposal iteratively converges to a near-optimal miss rate that is independent of the initial conditions, within a margin of 0.1%. The best state-of-the-art online policies achieve around 65% of the miss rate reduction obtained by our near-optimal proposal. In a shared cache, miss rate optimization does not imply the optimization of other metrics. Therefore, we also propose a new near-optimal policy to maximize fairness between cores. The best state-of-the-art online policy achieves 60% of the improvement in fairness seen with our near-optimal policy. Our proposals are useful both for setting upper performance bounds and inspiring implementable mechanisms for shared caches.
引用
收藏
页码:11756 / 11785
页数:30
相关论文
共 59 条
[1]  
Albericio Jorge, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P310, DOI 10.1145/2540708.2540735
[2]  
[Anonymous], 2021, CHAMPSIM CODE REPOSI
[3]  
[Anonymous], 2017, The 2nd cache replacement championship
[4]  
[Anonymous], 2010, P 1 JILP WORK COMP A
[5]  
[Anonymous], 2021, CRC2 TRACE REPOSITOR
[6]   Cascade Lake: Next Generation Intel Xeon Scalable Processor [J].
Arafa, Mohamed ;
Fahim, Bahaa ;
Kottapalli, Sailesh ;
Kumar, Akhilesh ;
Looi, Lily P. ;
Mandava, Sreenivas ;
Rudoff, Andy ;
Steiner, Ian M. ;
Valentine, Bob ;
Vedaraman, Geetha ;
Vora, Sujal .
IEEE MICRO, 2019, 39 (02) :29-36
[7]  
Baer J., 2009, MICROPROCESSOR ARCHI, DOI [10.1017/CBO9780511811258, DOI 10.1017/CBO9780511811258]
[8]   Maximizing Cache Performance Under Uncertainty [J].
Beckmann, Nathan ;
Sanchez, Daniel .
2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2017, :109-120
[9]   ON-LINE MEASUREMENT OF PAGING BEHAVIOR BY MULTIVALUED MIN ALGORITHM [J].
BELADY, LA ;
PALERMO, FP .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1974, 18 (01) :2-19
[10]   A STUDY OF REPLACEMENT ALGORITHMS FOR A VIRTUAL-STORAGE COMPUTER [J].
BELADY, LA .
IBM SYSTEMS JOURNAL, 1966, 5 (02) :78-&