A 40-GHz 4-Bit Digitally Controlled VGA With Low Phase Variation Using 65-nm CMOS Process

被引:34
|
作者
Tsai, Jeng-Han [1 ]
Lin, Chia-Lung [1 ]
机构
[1] Natl Taiwan Normal Univ, Dept Elect Engn, Taipei 10610, Taiwan
关键词
Gain; Topology; Market research; Transistors; Logic gates; Voltage control; Gain control; Current steering; digital control; low phase variation; millimeter-wave (MMW); variable gain amplifier (VGA); BAND;
D O I
10.1109/LMWC.2019.2942013
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 40-GHz variable gain amplifier (VGA) with 4-bit digital gain control and low phase variation is designed and fabricated on the 65-nm CMOS process. The digital gain control mechanism is achieved using the presented digital version current steering topology. The measured gain of the VGA is between 22 and 6 dB at 40 GHz with 16 different linear-in-decibel gain states. Using the proposed two-stage digital version current steering VGA phase compensation technique, the measured phase variation is 3.18 within a 16-dB gain control range (GCR) and the root mean square (rms) phase error is 0.89 at 40 GHz.
引用
收藏
页码:729 / 732
页数:4
相关论文
共 50 条
  • [1] 80-GHz and 40-GHz Frequency Dividers in 65-nm CMOS
    Matsumura, Hiroshi
    APMC: 2009 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2009, : 297 - 300
  • [2] A digitally controlled 2.4-GHz oscillator in 65-nm CMOS
    Liangge Xu
    Saska Lindfors
    Kari Stadius
    Jussi Ryynänen
    Analog Integrated Circuits and Signal Processing, 2009, 58 : 35 - 42
  • [3] A digitally controlled 2.4-GHz oscillator in 65-nm CMOS
    Xu, Liangge
    Lindfors, Saska
    Stadius, Kari
    Ryynanen, Jussi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (01) : 35 - 42
  • [4] A digitally controlled 2.4-GHz oscillator in 65-nm CMOs
    Xu, Liangge
    Lindfors, Saska
    2007 NORCHIP, 2007, : 96 - 99
  • [5] A 40-GHz Mirrored-Cascode Differential Transimpedance Amplifier in 65-nm CMOS
    Kim, Sang Gyun
    Hong, Chaerin
    Eo, Yun Seong
    Kim, Jihoon
    Park, Sung Min
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (05) : 1468 - 1474
  • [6] A 40-GHz Power Amplifier With Output Power of 15.2 dBm in 65-nm CMOS
    Jia, Junhao
    Wang, Xu
    Wen, Jincai
    2021 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2021), 2021,
  • [7] A Digitally Controlled Oscillator in a 65-nm CMOS process for SoC clock generation
    Zianbetov, Eldar
    Anceau, Francois
    Javidan, Mohammad
    Galayko, Dimitri
    Colinet, Eric
    Juillard, Jerome
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2845 - 2848
  • [8] A 40-GHz Bandwidth Transimpedance Amplifier with Adjustable Gain-Peaking in 65-nm CMOS
    Ding, Ran
    Xuan, Zhe
    Baehr-Jones, Tom
    Hochberg, Michael
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 965 - 968
  • [9] A 60GHz Digitally-Controlled Differential Reflection-type Phase Shifter in 65-nm CMOS with Low Phase Error
    Lv, Wentao
    Niu, Xiaokang
    Li, Lianming
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [10] A 20-43-GHz Low Phase Variation VGA With Feedforward Signal Suppression and Impedance-Invariant Techniques in 65-nm CMOS
    Zhang, Qingfeng
    Wu, Tianjun
    Zhao, Chenxi
    Wu, Yunqiu
    Yu, Yiming
    Liu, Huihua
    Kang, Kai
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2024, 72 (03) : 1643 - 1656