Investigation of Low-Voltage, Sub-threshold Charge Pump with Parasitics Aware Design Methodology

被引:0
|
作者
Kovac, Martin [1 ]
Arbet, Daniel [1 ]
Stopjakova, Viera [1 ]
Sovcik, Michal [1 ]
Nagy, Lukas [1 ]
机构
[1] Slovak Univ Technol Bratislava, Dept IC Design & Test, Bratislava, Slovakia
关键词
ultra low-voltage design; cross-coupled charge pump; dynamic threshold; optimization; EKV model;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper deals with cross-implementation of analytical and physical fundamentals of ultra low-voltage charge pumps. The analysis is based on precise, general formulas including characteristic parasitic effects valid for linear charge pumps. The parasitic effects are extended by non-linear parasitic capacitances represented as equivalent linear model of a switched transistor itself. The discussion about non-linear and linear behaviour of these parasitics is also included and demonstrated using cross-coupled, dynamic threshold implementation, where the EKV model of transistors has been utilized. The paper also introduced a new design rule for design of charge pumps based on transistors working in sub-threshold region to maximize the power throughput. This is achieved by tuning the operation conditions to the boundary case.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] A high efficiency ALL-PMOS charge pump for low-voltage operations
    Na Yan
    Hao Min
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 361 - 364
  • [42] New high-speed low-voltage charge pump for PLL applications
    Yu, H
    Inoue, Y
    Han, Y
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 435 - 438
  • [43] A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic
    Shao, Hui
    Tsui, Chi-Ying
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 312 - 315
  • [44] An Ultra-Low-Voltage Sub-threshold Pseudo-Differential CMOS Schmitt Trigger
    Bastan, Yasin
    Nejati, Ali
    Radfar, Sara
    Amiri, Parviz
    Nasrollahpour, Mehdi
    Hamedi-hagh, Sotoudeh
    2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 67 - 71
  • [45] Design to suppress return-back leakage current of charge pump circuit in low-voltage CMOS process
    Weng, Yi-Hsin
    Tsai, Hui-Wen
    Ker, Ming-Dou
    MICROELECTRONICS RELIABILITY, 2011, 51 (05) : 871 - 878
  • [46] A Combined Design-Time/Test-Time Study of the Vulnerability of Sub-Threshold Devices to Low Voltage Fault Attacks
    Barenghi, Alessandro
    Hocquet, Cedric
    Bol, David
    Standaert, Francois-Xavier
    Regazzoni, Francesco
    Koren, Israel
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2014, 2 (02) : 107 - 118
  • [47] Design and Implementation of Adiabatic Multiplier in Sub-threshold Regime for Ultra low Power Application
    Chanda, Manash
    Basak, Jeet
    Sinha, Diptansu
    Ganguli, Tanushree
    Sarkar, Chandan K.
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1927 - 1931
  • [48] A novel approach for Low Voltage, Low Power deep Sub-threshold 5-T SRAM cell
    Shrivastava, Prabhat Chandra
    Kumar, Prashant
    Tiwari, Manish
    Dhawan, Amit
    2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING AND COMMUNICATION TECHNOLOGIES (ICETCCT), 2017, : 172 - 176
  • [49] A Charge Pump with reduced current variation and mismatch in low-voltage low-power PLLs
    Jia Yaoyao
    Fang Jian
    Qiao Ming
    Zhou Zekun
    Yang Wentao
    Zhang Bo
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [50] Implementation of Low Power FIR filter using Sub-Threshold Boost Logic Design
    Pandharpurkar, Nishant Govindrao
    Sharma, Antriksh
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1555 - 1558