共 9 条
- [1] AZIZ J, 2005, P IEEE MIDW S CIRC S
- [2] AZIZ JN, 2006, P IEEE INT S CIRC SY
- [4] Kerneltron: Support vector "machine" in silicon [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (05): : 1426 - 1434
- [5] Charge-mode parallel architecture for vector-matrix multiplication [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (10): : 930 - 936
- [7] MOSHENI P, 2005, P IEEE INT SOL STAT, P560
- [8] Naware M., 2004, P IEEE INT S CIRC SY, V4, P25