Real-time seizure monitoring and spectral analysis microsystem

被引:6
作者
Aziz, J. N. Y.
Karakiewicz, R.
Genov, R.
Bardakjian, B. L.
Derchansky, M.
Carlen, P. L.
机构
[1] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada
[2] Univ Toronto, Inst Biomat & Biomed Engn, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada
[3] Univ Toronto, Toronto Western Hosp, Krembil Neurosci Ctr, Dept Physiol, Toronto, ON M5T 2S8, Canada
[4] Univ Toronto, Toronto Western Hosp, Krembil Neurosci Ctr, Dept Med, Toronto, ON M5T 2S8, Canada
来源
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
关键词
D O I
10.1109/ISCAS.2006.1693039
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a neural recording and spectral analysis integrated microsystem. It is the instrumentational and computational core of an envisioned miniature implantable brain implant for automated epileptic seizure therapy. The microsystem combines two functional blocks: the neural recording interface and the spectral analysis processor. The neural interface contains 256 signal acquisition channels recording neural field potentials from an array of 16x16 electrodes simultaneously, in a distributed fashion. The spectral analysis processor computes a wavelet-based time-frequency map (spectrogram) of the neural recording. We demonstrate the functionality of the integrated microsystem in real-time epileptic seizure monitoring and spectral analysis, as necessary for subsequent automated seizure prediction and prevention.
引用
收藏
页码:2133 / 2136
页数:4
相关论文
共 9 条
  • [1] AZIZ J, 2005, P IEEE MIDW S CIRC S
  • [2] AZIZ JN, 2006, P IEEE INT S CIRC SY
  • [3] Prediction of seizure onset in an in-vitro hippocampal slice model of epilepsy using Gaussian-based and wavelet-based artificial neural networks
    Chiu, AWL
    Daniel, S
    Khosravani, H
    Carlen, PL
    Bardakjian, BL
    [J]. ANNALS OF BIOMEDICAL ENGINEERING, 2005, 33 (06) : 798 - 810
  • [4] Kerneltron: Support vector "machine" in silicon
    Genov, R
    Cauwenberghs, G
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (05): : 1426 - 1434
  • [5] Charge-mode parallel architecture for vector-matrix multiplication
    Genov, R
    Cauwenberghs, G
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (10): : 930 - 936
  • [6] A low-power low-noise CMOS amplifier for neural recording applications
    Harrison, RR
    Charles, C
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (06) : 958 - 965
  • [7] MOSHENI P, 2005, P IEEE INT SOL STAT, P560
  • [8] Naware M., 2004, P IEEE INT S CIRC SY, V4, P25
  • [9] A microelectrode/microelectronic hybrid device for brain Implantable neuroprosthesis applications
    Patterson, WR
    Song, YK
    Bull, CW
    Ozden, I
    Deangellis, AP
    Lay, C
    McKay, JL
    Nurmikko, AV
    Donoghue, JD
    Connors, BW
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL ENGINEERING, 2004, 51 (10) : 1845 - 1853