Design and implementation of FPD system based on the fractal scanning IP core

被引:0
作者
Xu, Meihua [1 ]
Ran, Feng [1 ]
Chen, Zhangjin [1 ]
Zhang, Qing [1 ]
机构
[1] Shanghai Univ, Minist Educ, Key Lab Adv Displays & Syst Applicat, Shanghai 200041, Peoples R China
来源
AD'07: Proceedings of Asia Display 2007, Vols 1 and 2 | 2007年
关键词
flat panel display; ethernet transmitter; fractal scanning control; IP core; memory management;
D O I
暂无
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
This paper presents the design and implementation of FPD system based on the fractal scanning IP core. The system is made up of the multimedia video card, the Ethernet video transmitter unit, the fractal scanning controller and the LED flat panel display. Using the fast Ethernet agreement technique to substitute the traditional difference data transfer method obtained the advantages such as fast speed, long distance data transmission and the high reliability of transceiving data. The novel control mode that the fractal scanning IP core described with Verilog language is embedded in the FPGA hardware frame can efficiently increase the imaging gray scales, and speed up frame frequency of display system. Serial applications and tests indicate that there is no need to using high-speed IC circuits to realize the high articulation and resolution display of video image with the proposed method.
引用
收藏
页码:2083 / 2088
页数:6
相关论文
共 7 条
[1]  
BHASKER J, 2000, VERILOG HDL PRIMER
[2]  
QUINN LB, 1999, FAST ETHERNE, P17
[3]  
SEIFERT R, 2000, GIGABIT ETHERNET TEC, P169
[4]  
Xu Mei-hua, 2006, Acta Electronica Sinica, V34, P1376
[5]  
Xu MH, 2006, DYNAM CONT DIS SER A, V13, P1093
[6]  
XU MH, 2006, THESIS SHANGHAI U, P50
[7]  
[No title captured]