共 46 条
- [2] A Multiple Supply Voltage Based Power Reduction Method in 3-D ICs Considering Process Variations and Thermal Effects PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 55 - 60
- [3] Analysis of power supply noise in the presence of process variations IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (03): : 256 - 266
- [7] Modeling the Effect of Process, Power-Supply Voltage and Temperature Variations on the Timing Response of Nanometer Digital Circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (04): : 421 - 434
- [8] Power consumption and process variations: Two challenges to design of next-generation ICs Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (07): : 1054 - 1063
- [9] Modeling the Effect of Process, Power-Supply Voltage and Temperature Variations on the Timing Response of Nanometer Digital Circuits Journal of Electronic Testing, 2012, 28 : 421 - 434
- [10] The influence of process variations on the robustness of an audio power IC MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1819 - 1822