A Biquadratic Cell Based on the Flipped-Source-Follower Circuit

被引:35
作者
De Matteis, Marcello [1 ]
Baschirotto, Andrea [1 ]
机构
[1] Univ Milano Bicocca, Phys Dept, I-20126 Milan, Italy
关键词
Analog circuits; analog integrated circuits; filters; ANALOG BASEBAND; FILTER; IIP3; LPF; MHZ;
D O I
10.1109/TCSII.2016.2611061
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a novel biquadratic cell (biquad) based on the flipped-source-follower (FSF) circuit. The main idea is to exploit the FSF circuit as a basic building block for a low-pass second-order filter, taking advantage of its well-known strengths, like low-output impedance, low-noise, large in-band linearity, and low power. Thanks to the very essential FSF circuit, the resulting biquad is a power-efficient broad bandwidth stage, with very low-noise performance. In order to validate the biquad design idea, extensive circuital simulation results will be presented. The filter design example synthesizes a third-order low-pass transfer function and consumes 2.3 mW from a single 1.8 V@V-DD. Input noise spectral density is 7 nV/vHz. Linearity has been evaluated in terms of IIP3 (25 dBm) and THD (-40 dBc at 380 mV(0-PEAK) output voltage swing, resulting in 62-dB SNR). Hence, a very promising figure-of-merit (i.e., 165 J(-1)) has been achieved.
引用
收藏
页码:867 / 871
页数:5
相关论文
共 21 条
[1]   A Compensation Technique for Two-Stage Differential OTAs [J].
Abdulaziz, Mohammed ;
Tormanen, Markus ;
Sjoland, Henrik .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (08) :594-598
[2]   A New Second-Order All-Pass Filter in 130-nm CMOS [J].
Ahmadi, Peyman ;
Maundy, Brent ;
Elwakil, A. S. ;
Belostotski, Leonid ;
Madanayake, Arjuna .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2016, 63 (03) :249-253
[3]   A 1-V+31 dBm IIP3, Reconfigurable, Continuously Tunable, Power-Adjustable Active-RC LPF [J].
Amir-Aslanzadeh, Hesam ;
Pankratz, Erik J. ;
Sanchez-Sinencio, Edgar .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (02) :495-508
[4]  
[Anonymous], 2008, 2008 IEEE INT SOL ST
[5]   A Fifth-Order 20-MHz Transistorized-LC-Ladder LPF With 58.2-dB SFDR, 68-μW/Pole/MHz Efficiency, and 0.13-mm2 Die Size in 90-nm CMOS [J].
Chen, Yong ;
Mak, Pui-In ;
Zhang, Li ;
Qian, He ;
Wang, Yan .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (01) :11-15
[6]   Low-IF topologies for high-performance analog front ends of fully integrated receivers [J].
Crols, J ;
Steyaert, MSJ .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03) :269-282
[7]   A 4th-order active-Gm-RC reconfigurable (UMTS/WLAN) filter [J].
D'Amico, Stefano ;
Giannini, Vito ;
Baschirotto, Andrea .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (07) :1630-1637
[8]   A 4.1-mW 10-MHz fourth-order source-follower-based continuous-time filter with 79-dB DR [J].
D'Amico, Stefano ;
Conta, Matteo ;
Baschirotto, Andrea .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) :2713-2719
[9]   A 33 MHz 70 dB-SNR Super-Source-Follower-Based Low-Pass Analog Filter [J].
De Matteis, Marcello ;
Pezzotta, Alessandro ;
D'Amico, Stefano ;
Baschirotto, Andrea .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (07) :1516-1524
[10]   A 0.55 V 60 dB-DR Fourth-Order Analog Baseband Filter [J].
De Matteis, Marcello ;
D'Amico, Stefano ;
Baschirotto, Andrea .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (09) :2525-2534