In Situ Poly Heater-A Reliable Tool for Performing Fast and Defined Temperature Switches on Chip

被引:30
作者
Aichinger, Thomas [1 ,2 ,3 ]
Nelhiebel, Michael [2 ]
Einspieler, Sascha [1 ,4 ]
Grasser, Tibor [3 ]
机构
[1] Kompetenzzentrum Automobil & Ind Elekt, A-9524 Villach, Austria
[2] Infineon Technol Austria, A-9500 Villach, Austria
[3] TU Vienna, Inst Microelect, Christian Doppler Lab TCAD Microelect, A-1040 Vienna, Austria
[4] Carinthia Univ Appl Sci, A-9524 Villach, Austria
关键词
In situ heating; NBTI; poly heater; temperature switches; TRANSISTORS; CHANNEL;
D O I
10.1109/TDMR.2009.2033467
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we discuss the calibration procedure and performance of the poly-heater measurement technique for device characterization and reliability issues. We put a particular emphasis on the accessible temperature range, the heating and cooling dynamics, as well as on the impact of temperature gradient between the heater, device, and thermo chuck. In this context, the poly-heater technique provides a reliable solution for fast and arbitrary temperature switches and offers the possibility to reach device temperatures that are far beyond the operating range of conventional thermo-chuck systems.
引用
收藏
页码:3 / 8
页数:6
相关论文
共 13 条
[1]   On the temperature dependence of NBTI recovery [J].
Aichinger, T. ;
Nelhiebel, M. ;
Grasser, T. .
MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) :1178-1184
[2]   Unambiguous Identification of the NBTI Recovery Mechanism using Ultra-Fast Temperature Changes [J].
Aichinger, Thomas ;
Nelhiebel, Michael ;
Grasser, Tibor .
2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, :2-+
[3]   THERMAL CONDUCTIVITY OF SILICON + GERMANIUM FROM 3 DEGREES K TO MELTING POINT [J].
GLASSBRENNER, CJ ;
SLACK, GA .
PHYSICAL REVIEW, 1964, 134 (4A) :1058-+
[4]   NEGATIVE BIAS STRESS OF MOS DEVICES AT HIGH ELECTRIC-FIELDS AND DEGRADATION OF MNOS DEVICES [J].
JEPPSON, KO ;
SVENSSON, CM .
JOURNAL OF APPLIED PHYSICS, 1977, 48 (05) :2004-2014
[5]   Self-heating p-channel metal-oxide-semiconductor field-effect transistors for reliability monitoring of negative-bias temperature instability [J].
Kang, Ting-Kuo ;
Wang, Chi-Shiun ;
Su, Kuan-Cheng .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (12) :7639-7642
[6]   Investigation of on-chip high temperature annealing of PMOS dosimeters [J].
Kelleher, A ;
Lane, W ;
Adams, L .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) :997-1001
[7]   IR thermography and FEM simulation analysis of on-chip temperature during thermal-cycling power-metal reliability testing using in situ heated structures [J].
Koeck, Helmut ;
Kosel, Vladimir ;
Djelassi, Christian ;
Glavanovics, Michael ;
Pogany, Dionyz .
MICROELECTRONICS RELIABILITY, 2009, 49 (9-11) :1132-1136
[8]  
Kosel V, 2007, 13TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATION OF ICS AND SYSTEMS, PROCEEDINGS, P110
[9]   Bias temperature instability assessment of n- and p-channel MOS transistors using a polysilicon resistive heated scribe lane test structure [J].
Muth, W ;
Walter, W .
MICROELECTRONICS RELIABILITY, 2004, 44 (08) :1251-1262
[10]  
RAMALINGAM A, 2006, P ISQED, P643