Dynamic-Vt dual-power-supply SRAM cell using D2G-SOI for low-power SoC application

被引：5

作者：

Yamaoka, M ^{[1
]}

Osada, K ^{[1
]}

Itoh, K ^{[1
]}

Tsuchiya, R ^{[1
]}

Kawahara, T ^{[1
]}

机构：

[1] Hitachit Ltd, Cent Res Lab, Kokubunji, Tokyo 1858601, Japan

来源：

2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS | 2004年

关键词：

D O I：

10.1109/SOI.2004.1391578

中图分类号：

TH7 [仪器、仪表];

学科分类号：

0804 ; 080401 ; 081102 ;

摘要：

引用

页码：109 / 111

页数：3

共 6 条

[1]

HIRAMOTO T, SEM DEV RES S

[2] A deep sub-V, single power-supply SRAM cell with multi-VT, boosted storage node and dynamic load [J].

Itoh, K ;

Fridi, AR ;

Bellaouar, A ;

Elmasry, MI .

1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, :132-133

[3] Review and future prospects of low-voltage RAM circuits [J].

Nakagome, Y ;

Horiguchi, M ;

Kawahara, T ;

Itoh, K .

IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2003, 47 (5-6) :525-552

[4]

SEEVINCK E, 1987, IEEE J SOLID STATE, V22

[5] Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology [J].

Yamaoka, M ;

Osada, K ;

Tsuchiya, R ;

Horiuchi, M ;

Kimura, S ;

Kawahara, T .

2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, :288-291

[6] 0.4-V logic library friendly SRAM array using rectangular-diffusion cell and delta-boosted-array-voltage scheme [J].

Yamaoka, M ;

Osada, K ;

Ishibashi, K .

2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, :170-173

← 1 →